Home
last modified time | relevance | path

Searched full:irqc (Results 1 – 25 of 52) sorted by relevance

123

/linux/drivers/irqchip/
H A Dirq-xilinx-intc.c48 static void xintc_write(struct xintc_irq_chip *irqc, int reg, u32 data) in xintc_write() argument
51 iowrite32be(data, irqc->base + reg); in xintc_write()
53 iowrite32(data, irqc->base + reg); in xintc_write()
56 static u32 xintc_read(struct xintc_irq_chip *irqc, int reg) in xintc_read() argument
59 return ioread32be(irqc->base + reg); in xintc_read()
61 return ioread32(irqc->base + reg); in xintc_read()
66 struct xintc_irq_chip *irqc = irq_data_get_irq_chip_data(d); in intc_enable_or_unmask() local
76 xintc_write(irqc, IAR, mask); in intc_enable_or_unmask()
78 xintc_write(irqc, SIE, mask); in intc_enable_or_unmask()
83 struct xintc_irq_chip *irqc = irq_data_get_irq_chip_data(d); in intc_disable_or_mask() local
[all …]
H A Dirq-starfive-jh8100-intc.c35 static void starfive_intc_bit_set(struct starfive_irq_chip *irqc, in starfive_intc_bit_set() argument
40 value = ioread32(irqc->base + reg); in starfive_intc_bit_set()
42 iowrite32(value, irqc->base + reg); in starfive_intc_bit_set()
45 static void starfive_intc_bit_clear(struct starfive_irq_chip *irqc, in starfive_intc_bit_clear() argument
50 value = ioread32(irqc->base + reg); in starfive_intc_bit_clear()
52 iowrite32(value, irqc->base + reg); in starfive_intc_bit_clear()
57 struct starfive_irq_chip *irqc = irq_data_get_irq_chip_data(d); in starfive_intc_unmask() local
59 raw_spin_lock(&irqc->lock); in starfive_intc_unmask()
60 starfive_intc_bit_clear(irqc, STARFIVE_INTC_SRC0_MASK, BIT(d->hwirq)); in starfive_intc_unmask()
61 raw_spin_unlock(&irqc->lock); in starfive_intc_unmask()
[all …]
H A Dirq-apple-aic.c812 static int __init aic_init_smp(struct aic_irq_chip *irqc, struct device_node *node) in aic_init_smp() argument
937 struct aic_irq_chip *irqc; in aic_of_ic_init() local
945 irqc = kzalloc(sizeof(*irqc), GFP_KERNEL); in aic_of_ic_init()
946 if (!irqc) { in aic_of_ic_init()
951 irqc->base = regs; in aic_of_ic_init()
957 irqc->info = *(struct aic_info *)match->data; in aic_of_ic_init()
959 aic_irqc = irqc; in aic_of_ic_init()
961 switch (irqc->info.version) { in aic_of_ic_init()
965 info = aic_ic_read(irqc, AIC_INFO); in aic_of_ic_init()
966 irqc->nr_irq = FIELD_GET(AIC_INFO_NR_IRQ, info); in aic_of_ic_init()
[all …]
H A Dirq-lpc32xx.c196 struct lpc32xx_irq_chip *irqc; in lpc32xx_of_ic_init() local
201 irqc = kzalloc(sizeof(*irqc), GFP_KERNEL); in lpc32xx_of_ic_init()
202 if (!irqc) in lpc32xx_of_ic_init()
205 irqc->addr = addr; in lpc32xx_of_ic_init()
206 irqc->base = of_iomap(node, 0); in lpc32xx_of_ic_init()
207 if (!irqc->base) { in lpc32xx_of_ic_init()
209 kfree(irqc); in lpc32xx_of_ic_init()
213 irqc->domain = irq_domain_create_linear(of_fwnode_handle(node), NR_LPC32XX_IC_IRQS, in lpc32xx_of_ic_init()
214 &lpc32xx_irq_domain_ops, irqc); in lpc32xx_of_ic_init()
215 if (!irqc->domain) { in lpc32xx_of_ic_init()
[all …]
H A Dirq-renesas-rzg2l.c3 * Renesas RZ/G2L IRQC Driver
435 .name = "rzg2l-irqc",
452 .name = "rzfive-irqc",
482 * For TINT interrupts ie where pinctrl driver is child of irqc domain in rzg2l_irqc_alloc()
486 * in IRQC registers to enable a given gpio pin as interrupt. in rzg2l_irqc_alloc()
613 IRQCHIP_MATCH("renesas,rzg2l-irqc", rzg2l_irqc_init)
614 IRQCHIP_MATCH("renesas,r9a07g043f-irqc", rzfive_irqc_init)
617 MODULE_DESCRIPTION("Renesas RZ/G2L IRQC Driver");
H A Dirq-renesas-rza1.c3 * Renesas RZ/A1 IRQC Driver
227 priv->chip.name = "rza1-irqc"; in rza1_irqc_probe()
255 { .compatible = "renesas,rza1-irqc" },
282 MODULE_DESCRIPTION("Renesas RZ/A1 IRQC Driver");
H A Dirq-renesas-irqc.c3 * Renesas IRQC Driver
180 1, "irqc", handle_level_irq, in irqc_probe()
243 { .compatible = "renesas,irqc", },
271 MODULE_DESCRIPTION("Renesas IRQC Driver");
H A Dirq-ts4800.c150 { .compatible = "technologic,ts4800-irqc", },
159 .name = "ts4800-irqc",
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Drenesas,irqc.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/renesas,irqc.yaml#
16 - renesas,irqc-r8a73a4 # R-Mobile APE6
17 - renesas,irqc-r8a7742 # RZ/G1H
18 - renesas,irqc-r8a7743 # RZ/G1M
19 - renesas,irqc-r8a7744 # RZ/G1N
20 - renesas,irqc-r8a7745 # RZ/G1E
21 - renesas,irqc-r8a77470 # RZ/G1C
22 - renesas,irqc-r8a7790 # R-Car H2
23 - renesas,irqc-r8a7791 # R-Car M2-W
24 - renesas,irqc-r8a7792 # R-Car V2H
[all …]
H A Drenesas,rza1-irqc.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/renesas,rza1-irqc.yaml#
26 - renesas,r7s72100-irqc # RZ/A1H
27 - renesas,r7s9210-irqc # RZ/A2M
28 - const: renesas,rza1-irqc
64 irqc: interrupt-controller@fcfef800 {
65 compatible = "renesas,r7s72100-irqc", "renesas,rza1-irqc";
H A Drenesas,rzg2l-irqc.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/renesas,rzg2l-irqc.yaml#
27 - renesas,r9a07g043u-irqc # RZ/G2UL
28 - renesas,r9a07g044-irqc # RZ/G2{L,LC}
29 - renesas,r9a07g054-irqc # RZ/V2L
30 - renesas,r9a08g045-irqc # RZ/G3S
31 - const: renesas,rzg2l-irqc
33 - const: renesas,r9a07g043f-irqc # RZ/Five
37 include/dt-bindings/interrupt-controller/irqc-rzg2l.h and the second
188 - renesas,r9a08g045-irqc
209 irqc: interrupt-controller@110a0000 {
[all …]
H A Dtechnologic,ts4800-irqc.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/technologic,ts4800-irqc.yaml#
19 const: technologic,ts4800-irqc
44 compatible = "technologic,ts4800-irqc";
/linux/arch/arm/mach-shmobile/
H A Dregulator-quirk-rcar-gen2.c50 static void __iomem *irqc; variable
86 mon = ioread32(irqc + IRQC_MONITOR); in regulator_quirk_notify()
117 mon = ioread32(irqc + IRQC_MONITOR); in regulator_quirk_notify()
133 iounmap(irqc); in regulator_quirk_notify()
206 irqc = ioremap(IRQC_BASE, PAGE_SIZE); in rcar_gen2_regulator_quirk()
207 if (!irqc) { in rcar_gen2_regulator_quirk()
212 mon = ioread32(irqc + IRQC_MONITOR); in rcar_gen2_regulator_quirk()
226 iounmap(irqc); in rcar_gen2_regulator_quirk()
/linux/drivers/staging/greybus/
H A Dgpio.c41 struct irq_chip irqc; member
503 struct irq_chip *irqc; in gb_gpio_probe() local
532 irqc = &ggc->irqc; in gb_gpio_probe()
533 irqc->irq_mask = gb_gpio_irq_mask; in gb_gpio_probe()
534 irqc->irq_unmask = gb_gpio_irq_unmask; in gb_gpio_probe()
535 irqc->irq_set_type = gb_gpio_irq_set_type; in gb_gpio_probe()
536 irqc->irq_bus_lock = gb_gpio_irq_bus_lock; in gb_gpio_probe()
537 irqc->irq_bus_sync_unlock = gb_gpio_irq_bus_sync_unlock; in gb_gpio_probe()
538 irqc->name = "greybus_gpio"; in gb_gpio_probe()
561 girq->chip = irqc; in gb_gpio_probe()
/linux/arch/arm64/boot/dts/renesas/
H A Dr9a07g043u.dtsi181 irqc: interrupt-controller@110a0000 { label
182 compatible = "renesas,r9a07g043u-irqc",
183 "renesas,rzg2l-irqc";
H A Drzg2ul-smarc-som.dtsi9 #include <dt-bindings/interrupt-controller/irqc-rzg2l.h>
81 interrupts-extended = <&irqc RZG2L_IRQ2 IRQ_TYPE_LEVEL_LOW>;
109 interrupts-extended = <&irqc RZG2L_IRQ7 IRQ_TYPE_LEVEL_LOW>;
H A Drzg2l-smarc-som.dtsi9 #include <dt-bindings/interrupt-controller/irqc-rzg2l.h>
105 interrupts-extended = <&irqc RZG2L_IRQ2 IRQ_TYPE_LEVEL_LOW>;
132 interrupts-extended = <&irqc RZG2L_IRQ3 IRQ_TYPE_LEVEL_LOW>;
H A Drzg2lc-smarc-som.dtsi9 #include <dt-bindings/interrupt-controller/irqc-rzg2l.h>
85 interrupts-extended = <&irqc RZG2L_IRQ0 IRQ_TYPE_LEVEL_LOW>;
/linux/arch/arm/boot/dts/renesas/
H A Dr8a7792-blanche.dts227 interrupts-extended = <&irqc 0 IRQ_TYPE_EDGE_FALLING>;
339 interrupts-extended = <&irqc 3 IRQ_TYPE_EDGE_FALLING>;
380 interrupts-extended = <&irqc 2 IRQ_TYPE_LEVEL_LOW>;
H A Dr7s9210.dtsi481 irqc: interrupt-controller@fcfef800 { label
482 compatible = "renesas,r7s9210-irqc",
483 "renesas,rza1-irqc";
/linux/arch/riscv/boot/dts/renesas/
H A Dr9a07g043f.dtsi57 irqc: interrupt-controller@110a0000 { label
58 compatible = "renesas,r9a07g043f-irqc";
/linux/drivers/char/
H A Dppdev.c76 atomic_t irqc; member
279 atomic_inc(&pp->irqc); in pp_irq()
615 ret = atomic_read(&pp->irqc); in pp_do_ioctl()
618 atomic_sub(ret, &pp->irqc); in pp_do_ioctl()
700 atomic_set(&pp->irqc, 0); in pp_open()
777 if (atomic_read(&pp->irqc)) in pp_poll()
/linux/include/dt-bindings/interrupt-controller/
H A Dirqc-rzg2l.h3 * This header provides constants for Renesas RZ/G2L family IRQC bindings.
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx51-ts4800.dts170 fpga_irqc: fpga-irqc@15000 {
171 compatible = "technologic,ts4800-irqc";
/linux/drivers/mmc/host/
H A Dmeson-mx-sdio.c473 u32 irqc; in meson_mx_mmc_timeout() local
478 irqc = readl(host->base + MESON_MX_SDIO_IRQC); in meson_mx_mmc_timeout()
479 irqc &= ~MESON_MX_SDIO_IRQC_ARC_CMD_INT_EN; in meson_mx_mmc_timeout()
480 writel(irqc, host->base + MESON_MX_SDIO_IRQC); in meson_mx_mmc_timeout()

123