Home
last modified time | relevance | path

Searched +full:ipq4019 +full:- +full:pinctrl (Results 1 – 19 of 19) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dqcom,ipq4019-pinctrl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/qcom,ipq4019-pinctrl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm Technologies, Inc. IPQ4019 TLMM block
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
13 Top Level Mode Multiplexer pin controller in Qualcomm IPQ4019 SoC.
16 - $ref: /schemas/pinctrl/qcom,tlmm-common.yaml#
20 const: qcom,ipq4019-pinctrl
28 gpio-reserved-ranges: true
[all …]
H A Dqcom,ipq4019-pinctrl.txt1 Qualcomm Atheros IPQ4019 TLMM block
4 platform, it provides pinctrl, pinmux, pinconf, and gpiolib facilities.
7 - compatible: "qcom,ipq4019-pinctrl"
8 - reg: Should be the base address and length of the TLMM block.
9 - interrupts: Should be the parent IRQ of the TLMM block.
10 - interrupt-controller: Marks the device node as an interrupt controller.
11 - #interrupt-cells: Should be two.
12 - gpio-controller: Marks the device node as a GPIO controller.
13 - #gpio-cells : Should be two.
16 - gpio-ranges: see ../gpio/gpio.txt
[all …]
/freebsd/sys/contrib/device-tree/src/arm/qcom/
H A Dqcom-ipq4019-ap.dk07.1-c1.dts1 // SPDX-License-Identifier: GPL-2.0
4 #include <dt-bindings/gpio/gpio.h>
5 #include "qcom-ipq4019-ap.dk07.1.dtsi"
8 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK07.1-C1";
9 compatible = "qcom,ipq4019-ap-dk07.1-c1", "qcom,ipq4019";
14 perst-gpios = <&tlmm 38 GPIO_ACTIVE_LOW>;
21 pinctrl@1000000 {
22 serial_1_pins: serial1-state {
26 bias-disable;
29 spi_0_pins: spi-0-state {
[all …]
H A Dqcom-ipq4019-ap.dk07.1-c2.dts1 // SPDX-License-Identifier: GPL-2.0
4 #include "qcom-ipq4019-ap.dk07.1.dtsi"
7 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK07.1-C2";
8 compatible = "qcom,ipq4019-ap-dk07.1-c2", "qcom,ipq4019";
11 pinctrl@1000000 {
12 serial_1_pins: serial1-state {
15 bias-disable;
20 pinctrl-0 = <&serial_1_pins>;
21 pinctrl-names = "default";
H A Dqcom-ipq4019-ap.dk07.1.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 #include "qcom-ipq4019.dtsi"
5 #include <dt-bindings/input/input.h>
6 #include <dt-bindings/gpio/gpio.h>
9 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK07.1";
22 stdout-path = "serial0:115200n8";
26 pinctrl@1000000 {
27 serial_0_pins: serial0-state {
30 bias-disable;
33 i2c_0_pins: i2c-0-state {
[all …]
H A Dqcom-ipq4019-ap.dk04.1.dtsi1 // SPDX-License-Identifier: GPL-2.0
4 #include "qcom-ipq4019.dtsi"
5 #include <dt-bindings/input/input.h>
6 #include <dt-bindings/gpio/gpio.h>
9 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK04.1";
17 stdout-path = "serial0:115200n8";
26 pinctrl@1000000 {
27 serial_0_pins: serial0-state {
30 bias-disable;
33 serial_1_pins: serial1-state {
[all …]
H A Dqcom-ipq4019-ap.dk01.1.dtsi17 #include <dt-bindings/gpio/gpio.h>
18 #include "qcom-ipq4019.dtsi"
21 model = "Qualcomm Technologies, Inc. IPQ4019/AP-DK01.1";
28 stdout-path = "serial0:115200n8";
37 serial_pins: serial-state {
40 bias-disable;
43 spi_0_pins: spi-0-state {
44 spi0-pins {
47 drive-strength = <12>;
48 bias-disable;
[all …]
H A Dqcom-ipq4019.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
6 /dts-v1/;
8 #include <dt-bindings/clock/qcom,gcc-ipq4019.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
13 #address-cells = <1>;
14 #size-cells = <1>;
16 model = "Qualcomm Technologies, Inc. IPQ4019";
17 compatible = "qcom,ipq4019";
18 interrupt-parent = <&intc>;
[all …]
H A Dqcom-ipq4018-jalapeno.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
4 #include "qcom-ipq4019.dtsi"
5 #include <dt-bindings/gpio/gpio.h>
6 #include <dt-bindings/input/input.h>
14 mdio_pins: mdio-state {
15 mdio-pins {
18 bias-pull-up;
21 mdc-pins {
24 bias-pull-up;
28 serial_pins: serial-state{
[all …]
H A Dqcom-ipq4018-ap120c-ac.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 #include "qcom-ipq4019.dtsi"
4 #include <dt-bindings/gpio/gpio.h>
5 #include <dt-bindings/input/input.h>
8 model = "ALFA Network AP120C-AC";
9 compatible = "alfa-network,ap120c-ac", "qcom,ipq4018";
16 stdout-path = "serial0:115200n8";
20 compatible = "gpio-keys";
22 key-reset {
31 i2c0_pins: i2c0-state {
[all …]
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dqcom,pcie.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bjorn Andersson <bjorn.andersson@linaro.org>
11 - Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
20 - enum:
21 - qcom,pcie-apq8064
22 - qcom,pcie-apq8084
23 - qcom,pcie-ipq4019
24 - qcom,pcie-ipq6018
[all …]
H A Dqcom,pcie.txt3 - compatible:
7 - "qcom,pcie-ipq8064" for ipq8064
8 - "qcom,pcie-ipq8064-v2" for ipq8064 rev 2 or ipq8065
9 - "qcom,pcie-apq8064" for apq8064
10 - "qcom,pcie-apq8084" for apq8084
11 - "qcom,pcie-msm8996" for msm8996 or apq8096
12 - "qcom,pcie-ipq4019" for ipq4019
13 - "qcom,pcie-ipq8074" for ipq8074
14 - "qcom,pcie-qcs404" for qcs404
15 - "qcom,pcie-sc8180x" for sc8180x
[all …]
/freebsd/sys/dts/arm/
H A Dqcom-ipq4018-rt-ac58u.dts1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
3 #include "qcom/qcom-ipq4019.dtsi"
4 #include "qcom-ipq4019-ethernet.dtsi"
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/soc/qcom,tcsr.h>
11 model = "ASUS RT-AC58U";
12 compatible = "asus,rt-ac58u";
20 led-boot = &led_power;
21 led-failsafe = &led_power;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/mmc/
H A Dsdhci-msm.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mmc/sdhci-msm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Qualcomm SDHCI controller (sdhci-msm)
10 - Bhupesh Sharma <bhupesh.sharma@linaro.org>
19 - enum:
20 - qcom,sdhci-msm-v4
22 - items:
23 - enum:
[all …]
/freebsd/sys/dev/qcom_tlmm/
H A Dqcom_tlmm_ipq4018.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
30 * This is a pinmux/gpio controller for the IPQ4018/IPQ4019.
245 GDEF(-1),
255 if (ofw_bus_is_compatible(dev, "qcom,ipq4019-pinctrl") == 0) in qcom_tlmm_ipq4018_probe()
259 "Qualcomm Atheross TLMM IPQ4018/IPQ4019 GPIO/Pinmux driver"); in qcom_tlmm_ipq4018_probe()
268 KASSERT(mtx_initialized(&sc->gpio_mtx), ("gpio mutex not initialized")); in qcom_tlmm_ipq4018_detach()
271 if (sc->gpio_ih) in qcom_tlmm_ipq4018_detach()
272 bus_teardown_intr(dev, sc->gpio_irq_res, sc->gpio_ih); in qcom_tlmm_ipq4018_detach()
273 if (sc->gpio_irq_res) in qcom_tlmm_ipq4018_detach()
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dipq8074.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
6 #include <dt-bindings/interrupt-controller/arm-gic.h>
7 #include <dt-bindings/clock/qcom,gcc-ipq8074.h>
10 #address-cells = <2>;
11 #size-cells = <2>;
15 interrupt-parent = <&intc>;
19 compatible = "fixed-clock";
20 clock-frequency = <32768>;
21 #clock-cells = <0>;
25 compatible = "fixed-clock";
[all …]
H A Dipq9574.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
5 * Copyright (c) 2020-2021 The Linux Foundation. All rights reserved.
9 #include <dt-bindings/clock/qcom,apss-ipq.h>
10 #include <dt-bindings/clock/qcom,ipq9574-gcc.h>
11 #include <dt-bindings/interconnect/qcom,ipq9574.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/reset/qcom,ipq9574-gcc.h>
14 #include <dt-bindings/thermal/thermal.h>
17 interrupt-parent = <&intc>;
18 #address-cells = <2>;
[all …]
H A Dipq6018.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/clock/qcom,gcc-ipq6018.h>
10 #include <dt-bindings/reset/qcom,gcc-ipq6018.h>
11 #include <dt-bindings/clock/qcom,apss-ipq.h>
12 #include <dt-bindings/thermal/thermal.h>
15 #address-cells = <2>;
16 #size-cells = <2>;
17 interrupt-parent = <&intc>;
20 sleep_clk: sleep-clk {
[all …]
H A Dsm6115.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
6 #include <dt-bindings/clock/qcom,gcc-sm6115.h>
7 #include <dt-bindings/clock/qcom,sm6115-dispcc.h>
8 #include <dt-bindings/clock/qcom,sm6115-gpucc.h>
9 #include <dt-bindings/clock/qcom,rpmcc.h>
10 #include <dt-bindings/dma/qcom-gpi.h>
11 #include <dt-bindings/firmware/qcom,scm.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/interconnect/qcom,rpm-icc.h>
14 #include <dt-bindings/interconnect/qcom,sm6115.h>
[all …]