Searched +full:imx7ulp +full:- +full:edma (Results 1 – 9 of 9) sorted by relevance
/linux/Documentation/devicetree/bindings/dma/ |
H A D | fsl,edma.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/dma/fsl,edma.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Freescale enhanced Direct Memory Access(eDMA) Controller 10 The eDMA channels have multiplex capability by programmable 11 memory-mapped registers. channels are split into two groups, called 16 - Peng Fan <peng.fan@nxp.com> 21 - enum: 22 - fsl,vf610-edma [all …]
|
/linux/arch/arm64/boot/dts/freescale/ |
H A D | imx8-ss-dma.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * Copyright 2018-2019 NXP 7 #include <dt-bindings/clock/imx8-lpcg.h> 8 #include <dt-bindings/dma/fsl-edma.h> 9 #include <dt-bindings/firmware/imx/rsrc.h> 11 dma_ipg_clk: clock-dma-ipg { 12 compatible = "fixed-clock"; 13 #clock-cells = <0>; 14 clock-frequency = <120000000>; 15 clock-output-names = "dma_ipg_clk"; [all …]
|
H A D | imx94.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright 2024-2025 NXP 6 #include <dt-bindings/dma/fsl-edma.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include "imx94-clock.h" 12 #include "imx94-pinfunc.h" 13 #include "imx94-power.h" 16 #address-cells = <2>; [all …]
|
H A D | imx93.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx93-clock.h> 7 #include <dt-bindings/dma/fsl-edma.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/power/fsl,imx93-power.h> 12 #include <dt-bindings/thermal/thermal.h> 14 #include "imx93-pinfunc.h" 17 interrupt-parent = <&gic>; [all …]
|
H A D | imx95.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR MIT) 6 #include <dt-bindings/dma/fsl-edma.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/thermal/thermal.h> 12 #include "imx95-clock.h" 13 #include "imx95-pinfunc.h" 14 #include "imx95-power.h" 17 interrupt-parent = <&gic>; [all …]
|
/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imxrt1050.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include "../../armv7-m.dtsi" 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/clock/imxrt1050-clock.h> 10 #include <dt-bindings/gpio/gpio.h> 13 #address-cells = <1>; 14 #size-cells = <1>; 18 compatible = "fixed-clock"; 19 #clock-cells = <0>; 20 clock-frequency = <24000000>; [all …]
|
/linux/drivers/dma/ |
H A D | fsl-edma-main.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * drivers/dma/fsl-edma.c 5 * Copyright 2013-2014 Freescale Semiconductor, Inc. 8 * Driver for the Freescale eDMA engine with flexible channel multiplexing 9 * capability for DMA request sources. The eDMA block can be found on some 13 #include <dt-bindings/dma/fsl-edma.h> 20 #include <linux/dma-mapping.h> 25 #include "fsl-edma-common.h" 31 vchan_synchronize(&fsl_chan->vchan); in fsl_edma_synchronize() 38 struct edma_regs *regs = &fsl_edma->regs; in fsl_edma_tx_handler() [all …]
|
/linux/sound/soc/fsl/ |
H A D | fsl_sai.c | 1 // SPDX-License-Identifier: GPL-2.0+ 5 // Copyright 2012-2015 Freescale Semiconductor, Inc. 22 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h> 26 #include "imx-pcm.h" 44 * fsl_sai_dir_is_synced - Check if stream is synced by the opposite stream 58 return !sai->synchronous[dir] && sai->synchronous[adir]; in fsl_sai_dir_is_synced() 65 if (sai->is_pdm_mode) { in fsl_sai_get_pins_state() 68 state = pinctrl_lookup_state(sai->pinctrl, "dsd512"); in fsl_sai_get_pins_state() 72 state = pinctrl_lookup_state(sai->pinctrl, "dsd"); in fsl_sai_get_pins_state() 76 state = pinctrl_lookup_state(sai->pinctrl, "pcm_b2m"); in fsl_sai_get_pins_state() [all …]
|
/linux/drivers/tty/serial/ |
H A D | fsl_lpuart.c | 1 // SPDX-License-Identifier: GPL-2.0+ 5 * Copyright 2012-2014 Freescale Semiconductor, Inc. 14 #include <linux/dma-mapping.h> 30 /* All registers are 8-bit width */ 119 /* 32-bit global registers only for i.MX7ULP/i.MX8x 124 /* 32-bit register definition */ 246 #define DRIVER_NAME "fsl-lpuart" 349 { .compatible = "fsl,vf610-lpuart", .data = &vf_data, }, 350 { .compatible = "fsl,ls1021a-lpuart", .data = &ls1021a_data, }, 351 { .compatible = "fsl,ls1028a-lpuart", .data = &ls1028a_data, }, [all …]
|