Searched +full:imx51 +full:- +full:src (Results 1 – 11 of 11) sorted by relevance
| /linux/Documentation/devicetree/bindings/reset/ |
| H A D | fsl,imx-src.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/reset/fsl,imx-src.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Philipp Zabel <p.zabel@pengutronix.de> 15 nodes should specify the reset line on the SRC in their resets 16 property, containing a phandle to the SRC device node and a 31 - const: fsl,imx51-src 32 - items: 33 - enum: [all …]
|
| /linux/arch/arm/boot/dts/nxp/imx/ |
| H A D | imx51.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include "imx51-pinfunc.h" 7 #include <dt-bindings/clock/imx5-clock.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 13 #address-cells = <1>; 14 #size-cells = <1>; 17 * pre-existing /chosen node to be available to insert the 42 tzic: tz-interrupt-controller@e0000000 { [all …]
|
| H A D | imx50.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 7 #include "imx50-pinfunc.h" 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/clock/imx5-clock.h> 12 #address-cells = <1>; 13 #size-cells = <1>; 16 * pre-existing /chosen node to be available to insert the 47 #address-cells = <1>; 48 #size-cells = <0>; 51 compatible = "arm,cortex-a8"; [all …]
|
| H A D | imx53.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 6 #include "imx53-pinfunc.h" 7 #include <dt-bindings/clock/imx5-clock.h> 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 13 #address-cells = <1>; 14 #size-cells = <1>; 17 * pre-existing /chosen node to be available to insert the 50 #address-cells = <1>; [all …]
|
| H A D | imx6q.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 #include <dt-bindings/interrupt-controller/irq.h> 6 #include "imx6q-pinfunc.h" 16 #address-cells = <1>; 17 #size-cells = <0>; 20 compatible = "arm,cortex-a9"; 23 next-level-cache = <&L2>; 24 operating-points = < 32 fsl,soc-operating-points = < 33 /* ARM kHz SOC-PU uV */ [all …]
|
| /linux/arch/arm/mach-imx/ |
| H A D | src.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 13 #include <linux/reset-controller.h> 61 return -EINVAL; in imx_src_reset_module() 74 return -ETIME; in imx_src_reset_module() 132 mask = 1 << (BP_SRC_A7RCR1_A7_CORE1_ENABLE + cpu - 1); in imx_enable_cpu() 137 mask = 1 << (BP_SRC_SCR_CORE1_ENABLE + cpu - 1); in imx_enable_cpu() 140 val |= 1 << (BP_SRC_SCR_CORE1_RST + cpu - 1); in imx_enable_cpu() 170 np = of_find_compatible_node(NULL, NULL, "fsl,imx51-src"); in imx_src_init() 193 np = of_find_compatible_node(NULL, NULL, "fsl,imx7d-src"); in imx7_src_init() 201 np = of_find_compatible_node(NULL, NULL, "fsl,imx7d-gpc"); in imx7_src_init() [all …]
|
| H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 obj-y := cpu.o system.o irq-common.o 4 obj-$(CONFIG_SOC_IMX25) += cpu-imx25.o mach-imx25.o pm-imx25.o 6 obj-$(CONFIG_SOC_IMX27) += cpu-imx27.o pm-imx27.o mach-imx27.o 8 obj-$(CONFIG_SOC_IMX31) += mm-imx3.o cpu-imx31.o mach-imx31.o 9 obj-$(CONFIG_SOC_IMX35) += mm-imx3.o cpu-imx35.o mach-imx35.o 11 imx5-pm-$(CONFIG_PM) += pm-imx5.o 12 obj-$(CONFIG_SOC_IMX5) += cpu-imx5.o $(imx5-pm-y) 14 obj-$(CONFIG_MXC_TZIC) += tzic.o 15 obj-$(CONFIG_MXC_AVIC) += avic.o [all …]
|
| /linux/Documentation/devicetree/bindings/display/imx/ |
| H A D | fsl,imx6q-ipu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/imx/fsl,imx6q-ipu.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Frank Li <Frank.Li@nxp.com> 15 - enum: 16 - fsl,imx51-ipu 17 - fsl,imx53-ipu 18 - fsl,imx6q-ipu 19 - items: [all …]
|
| /linux/arch/arm64/boot/dts/freescale/ |
| H A D | imx8mq.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * Copyright (C) 2017-2018 Pengutronix, Lucas Stach <kernel@pengutronix.de> 7 #include <dt-bindings/clock/imx8mq-clock.h> 8 #include <dt-bindings/power/imx8mq-power.h> 9 #include <dt-bindings/reset/imx8mq-reset.h> 10 #include <dt-bindings/gpio/gpio.h> 11 #include "dt-bindings/input/input.h" 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/thermal/thermal.h> 14 #include <dt-bindings/interconnect/imx8mq.h> [all …]
|
| /linux/drivers/gpu/ipu-v3/ |
| H A D | ipu-common.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 4 * Copyright (C) 2005-2009 Freescale Semiconductor, Inc. 26 #include <video/imx-ipu-v3.h> 27 #include "ipu-prv.h" 31 return readl(ipu->cm_reg + offset); in ipu_cm_read() 36 writel(value, ipu->cm_reg + offset); in ipu_cm_write() 41 return ipu->id; in ipu_get_num() 157 return -EINVAL; in ipu_degrees_to_rot_mode() 172 dev_dbg(ipu->dev, "%s %d\n", __func__, num); in ipu_idmac_get() 175 return ERR_PTR(-ENODEV); in ipu_idmac_get() [all …]
|
| /linux/drivers/media/platform/chips-media/coda/ |
| H A D | coda-common.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * Coda multi-standard codec IP 6 * Javier Martin, <javier.martin@vista-silicon.com> 31 #include <media/v4l2-ctrls.h> 32 #include <media/v4l2-device.h> 33 #include <media/v4l2-event.h> 34 #include <media/v4l2-ioctl.h> 35 #include <media/v4l2-mem2mem.h> 36 #include <media/videobuf2-v4l2.h> 37 #include <media/videobuf2-dma-contig.h> [all …]
|