Searched +full:hs400 +full:- +full:cmd +full:- +full:int +full:- +full:delay (Results 1 – 13 of 13) sorted by relevance
/linux/arch/arm64/boot/dts/mediatek/ |
H A D | mt6795-sony-xperia-m5.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 7 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 14 compatible = "sony,xperia-m5", "mediatek,mt6795"; 15 chassis-type = "handset"; 26 compatible = "led-backlight"; 29 default-brightness-level = <300>; 32 led-controller-display { 33 compatible = "pwm-leds"; 35 disp_led_pwm: led-0 { [all …]
|
/linux/drivers/mmc/host/ |
H A D | mtk-sd.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2014-2015, 2022 MediaTek Inc. 10 #include <linux/delay.h> 11 #include <linux/dma-mapping.h> 33 #include <linux/mmc/slot-gpio.h> 41 /*--------------------------------------------------------------------------*/ 43 /*--------------------------------------------------------------------------*/ 50 /*--------------------------------------------------------------------------*/ 52 /*--------------------------------------------------------------------------*/ 90 /*--------------------------------------------------------------------------*/ [all …]
|
H A D | sdhci-xenon-phy.c | 1 // SPDX-License-Identifier: GPL-2.0-only 8 * Date: 2016-8-24 12 #include <linux/delay.h> 17 #include "sdhci-pltfm.h" 18 #include "sdhci-xenon.h" 203 static int xenon_alloc_emmc_phy(struct sdhci_host *host) in xenon_alloc_emmc_phy() 209 params = devm_kzalloc(mmc_dev(host->mmc), sizeof(*params), GFP_KERNEL); in xenon_alloc_emmc_phy() 211 return -ENOMEM; in xenon_alloc_emmc_phy() 213 priv->phy_params = params; in xenon_alloc_emmc_phy() 214 if (priv->phy_type == EMMC_5_0_PHY) in xenon_alloc_emmc_phy() [all …]
|
H A D | sdhci-of-dwcmshc.c | 1 // SPDX-License-Identifier: GPL-2.0 11 #include <linux/arm-smccc.h> 14 #include <linux/dma-mapping.h> 24 #include "sdhci-pltfm.h" 41 /* Tuning and auto-tuning fields in AT_CTRL_R control register */ 51 #define AT_CTRL_PRE_CHANGE_DLY 0x1 /* 2-cycle latency */ 53 #define AT_CTRL_POST_CHANGE_DLY 0x3 /* 4-cycle latency */ 151 #define PHY_PAD_TXSLEW_CTRL_P 0x3 /* Slew control for P-Type pad TX */ 153 #define PHY_PAD_TXSLEW_CTRL_N 0x3 /* Slew control for N-Type pad TX */ 154 #define PHY_PAD_TXSLEW_CTRL_N_SG2042 0x2 /* Slew control for N-Type pad TX for SG2042 */ [all …]
|
H A D | sdhci-msm.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * drivers/mmc/host/sdhci-msm.c - Qualcomm SDHCI Platform driver 5 * Copyright (c) 2013-2014, The Linux Foundation. All rights reserved. 9 #include <linux/delay.h> 23 #include "sdhci-cqhci.h" 24 #include "sdhci-pltfm.h" 123 #define INVALID_TUNING_PHASE -1 140 /* Max load for eMMC Vdd-io supply */ 146 /* Max load for SD Vdd-io supply */ 150 msm_host->var_ops->msm_readl_relaxed(host, offset) [all …]
|
H A D | renesas_sdhi_core.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2015-19 Renesas Electronics Corporation 6 * Copyright (C) 2016-19 Sang Engineering, Wolfram Sang 7 * Copyright (C) 2016-17 Horms Solutions, Simon Horman 13 * Copyright 2004-2005 Phil Blundell 14 * Copyright 2007-2008 OpenedHand Ltd. 22 #include <linux/delay.h> 27 #include <linux/mmc/slot-gpio.h> 30 #include <linux/pinctrl/pinctrl-state.h> 61 static void renesas_sdhi_sdbuf_width(struct tmio_mmc_host *host, int width) in renesas_sdhi_sdbuf_width() [all …]
|
H A D | sdhci-tegra.c | 1 // SPDX-License-Identifier: GPL-2.0-only 8 #include <linux/delay.h> 9 #include <linux/dma-mapping.h> 20 #include <linux/mmc/slot-gpio.h> 32 #include "sdhci-cqhci.h" 33 #include "sdhci-pltfm.h" 188 static u16 tegra_sdhci_readw(struct sdhci_host *host, int reg) in tegra_sdhci_readw() 192 const struct sdhci_tegra_soc_data *soc_data = tegra_host->soc_data; in tegra_sdhci_readw() 194 if (unlikely((soc_data->nvquirks & NVQUIRK_FORCE_SDHCI_SPEC_200) && in tegra_sdhci_readw() 200 return readw(host->ioaddr + reg); in tegra_sdhci_readw() [all …]
|
H A D | sdhci-brcmstb.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * sdhci-brcmstb.c Support for SDHCI on Broadcom BRCMSTB SoC's 14 #include <linux/delay.h> 16 #include "sdhci-cqhci.h" 17 #include "sdhci-pltfm.h" 51 unsigned int flags; 60 const unsigned int flags; 69 if (!(priv->flags & BRCMSTB_PRIV_FLAGS_GATE_CLOCK)) in enable_clock_gating() 81 /* Reset will clear this, so re-enable it */ in brcmstb_reset() 88 int ret; in brcmstb_sdhci_reset_cmd_data() [all …]
|
H A D | dw_mmc.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 14 #include <linux/dma-mapping.h> 28 #include <linux/delay.h> 38 #include <linux/mmc/slot-gpio.h> 73 ((d)->des2 = ((d)->des2 & cpu_to_le32(0x03ffe000)) | \ 78 u32 des4; /* Lower 32-bits of Buffer Address Pointer 1*/ 79 u32 des5; /* Upper 32-bits of Buffer Address Pointer 1*/ 81 u32 des6; /* Lower 32-bits of Next Descriptor Address */ 82 u32 des7; /* Upper 32-bits of Next Descriptor Address */ 97 ((d)->des1 = ((d)->des1 & cpu_to_le32(0x03ffe000)) | (cpu_to_le32((s) & 0x1fff))) [all …]
|
/linux/arch/arm64/boot/dts/rockchip/ |
H A D | rk3399-rock960.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 #include <dt-bindings/interrupt-controller/irq.h> 18 sdio_pwrseq: sdio-pwrseq { 19 compatible = "mmc-pwrseq-simple"; 21 clock-names = "ext_clock"; 22 pinctrl-names = "default"; 23 pinctrl-0 = <&wifi_enable_h>; 24 reset-gpios = <&gpio0 RK_PB2 GPIO_ACTIVE_LOW>; 27 vcc12v_dcin: regulator-vcc12v-dcin { 28 compatible = "regulator-fixed"; [all …]
|
H A D | rk3399-rock-pi-4.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/leds/common.h> 9 #include <dt-bindings/pwm/pwm.h> 19 stdout-path = "serial2:1500000n8"; 22 clkin_gmac: external-gmac-clock { 23 compatible = "fixed-clock"; 24 clock-frequency = <125000000>; 25 clock-output-names = "clkin_gmac"; 26 #clock-cells = <0>; [all …]
|
H A D | rk3399-rock-4c-plus.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 /dts-v1/; 9 #include <dt-bindings/leds/common.h> 10 #include "rk3399-t.dtsi" 14 compatible = "radxa,rock-4c-plus", "rockchip,rk3399"; 23 stdout-path = "serial2:1500000n8"; 26 clkin_gmac: external-gmac-clock { 27 compatible = "fixed-clock"; 28 clock-frequency = <125000000>; 29 clock-output-names = "clkin_gmac"; [all …]
|
H A D | rk3399-gru.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 5 * Copyright 2016-2017 Google, Inc 8 #include <dt-bindings/input/input.h> 9 #include "rk3399-op1.dtsi" 18 stdout-path = "serial2:115200n8"; 27 * - Rails that only connect to the EC (or devices that the EC talks to) 29 * - Rails _are_ included if the rails go to the AP even if the AP 38 * - The EC controls the enable and the EC always enables a rail as 40 * - The rails are actually connected to each other by a jumper and 45 ppvar_sys: regulator-ppvar-sys { [all …]
|