Home
last modified time | relevance | path

Searched full:holding (Results 1 – 25 of 982) sorted by relevance

12345678910>>...40

/linux/tools/memory-model/Documentation/
H A Dlocking.txt10 CPU holding a given lock sees any changes previously seen or made by any
23 Any CPU holding a given lock sees any changes previously seen
26 Note that this statement is a bit stronger than "Any CPU holding a
28 previously holding this same lock". For example, consider the following
58 The converse to the basic rule also holds: Any CPU holding a given
148 In short, if you access a lock-protected variable without holding the
153 Ordering Provided by a Lock to CPUs Not Holding That Lock
157 seen as ordered by CPUs not holding that lock. Consider this example:
189 Ordering can be extended to CPUs not holding the lock by careful use
259 CPU0() sets it to "1" while holding the lock, and CPU1() emulates the
[all …]
/linux/fs/jffs2/
H A DREADME.Locking25 nodes to an inode may obsolete old ones, and by holding the alloc_sem
35 if the wbuf is currently holding any data is permitted, though.
87 may remove _obsolete_ nodes from the list while holding only the
88 erase_completion_lock. So you can walk the list only while holding the
90 long as the pointer you're holding is to a _valid_ node, not an
162 when updating such a object is necessary under holding read semaphore.
164 xdatum at first. But it retries this process with holding write-semaphore
/linux/arch/microblaze/lib/
H A Dmemcpy.c85 /* Load the holding buffer */ in memcpy()
94 /* Load the holding buffer */ in memcpy()
111 /* Load the holding buffer */ in memcpy()
120 /* Load the holding buffer */ in memcpy()
137 /* Load the holding buffer */ in memcpy()
146 /* Load the holding buffer */ in memcpy()
H A Dmemmove.c96 /* Load the holding buffer */ in memmove()
105 /* Load the holding buffer */ in memmove()
123 /* Load the holding buffer */ in memmove()
132 /* Load the holding buffer */ in memmove()
150 /* Load the holding buffer */ in memmove()
159 /* Load the holding buffer */ in memmove()
/linux/drivers/i2c/busses/
H A Di2c-at91.h41 #define AT91_TWI_THRCLR BIT(24) /* Transmit Holding Register Clear */
42 #define AT91_TWI_RHRCLR BIT(25) /* Receive Holding Register Clear */
63 #define AT91_TWI_RXRDY BIT(1) /* Receive Holding Register Ready */
64 #define AT91_TWI_TXRDY BIT(2) /* Transmit Holding Register Ready */
82 #define AT91_TWI_RHR 0x0030 /* Receive Holding Register */
83 #define AT91_TWI_THR 0x0034 /* Transmit Holding Register */
/linux/include/linux/
H A Drcu_segcblist.h77 * | rcuc kthread, without holding nocb_lock. |
85 * | rcuc kthread, while holding nocb_lock. Waking up CB and GP kthreads. |
94 * | rcu_core(), holding nocb_lock. |
115 * | Kthreads handle callbacks holding nocb_lock, local rcu_core() stops |
132 * | CB/GP kthreads handle callbacks holding nocb_lock, local rcu_core() |
144 * | CB/GP kthreads handle callbacks holding nocb_lock, local rcu_core() |
158 * | holding nocb_lock. Wake up GP kthread if necessary. |
178 * | local rcuc kthread, while holding nocb_lock. |
186 * | rcuc kthread, without holding nocb_lock. |
H A Diocontext.h41 * is called and be holding a reference to the associated io_context.
47 * Elevator is allowed to lookup icq using ioc_lookup_icq() while holding
62 * itself are also RCU managed and lookup can be performed holding only
69 * - Linking and unlinking icq's are performed while holding both ioc and q
/linux/sound/soc/atmel/
H A Dmchp-i2s-mcc.c45 #define MCHP_I2SMCC_RHR 0x0030 /* Receiver Holding Register */
46 #define MCHP_I2SMCC_THR 0x0034 /* Transmitter Holding Register */
48 #define MCHP_I2SMCC_RHL0R 0x0040 /* Receiver Holding Left 0 Register */
49 #define MCHP_I2SMCC_RHR0R 0x0044 /* Receiver Holding Right 0 Register */
51 #define MCHP_I2SMCC_RHL1R 0x0048 /* Receiver Holding Left 1 Register */
52 #define MCHP_I2SMCC_RHR1R 0x004C /* Receiver Holding Right 1 Register */
54 #define MCHP_I2SMCC_RHL2R 0x0050 /* Receiver Holding Left 2 Register */
55 #define MCHP_I2SMCC_RHR2R 0x0054 /* Receiver Holding Right 2 Register */
57 #define MCHP_I2SMCC_RHL3R 0x0058 /* Receiver Holding Left 3 Register */
58 #define MCHP_I2SMCC_RHR3R 0x005C /* Receiver Holding Righ
[all...]
/linux/drivers/net/dsa/
H A Dmt7530.h793 /* struct mt7530_port - This is the main data structure for holding the state
826 /* struct mt753x_info - This is the main data structure for holding the specific
828 * @id: Holding the identifier to a switch model
829 * @pcs_ops: Holding the pointer to the MAC PCS operations structure
830 * @sw_setup: Holding the handler to a device initialization
831 * @phy_read_c22: Holding the way reading PHY port using C22
832 * @phy_write_c22: Holding the way writing PHY port using C22
833 * @phy_read_c45: Holding the way reading PHY port using C45
834 * @phy_write_c45: Holding the way writing PHY port using C45
835 * @mac_port_get_caps: Holding the handler that provides MAC capabilities
[all …]
/linux/drivers/ipack/devices/
H A Dscc2698.h26 u8 d3, rhr; /* Receive holding register (R) */
33 u8 d3, thr; /* Transmit holding register */
51 u8 d3, rhra; /* Receive holding register (a) */
59 u8 db, rhrb; /* Receive holding register (b) */
69 u8 d3, thra; /* Transmit holding register (a) */
77 u8 db, thrb; /* Transmit holding register (b) */
/linux/drivers/pinctrl/qcom/
H A Dpinctrl-msm.h60 * @ctl_reg: Offset of the register holding control bits for this group.
61 * @io_reg: Offset of the register holding input/output bits for this group.
62 * @intr_cfg_reg: Offset of the register holding interrupt configuration bits.
63 * @intr_status_reg: Offset of the register holding the status bits for this group.
/linux/tools/memory-model/litmus-tests/
H A DZ6.0+pooncelock+pooncelock+pombonce.litmus7 * processes each while holding a given lock will not necessarily be
8 * seen as ordered by a third process not holding that lock.
H A DMP+porevlocks.litmus8 * In other words, when holding a given lock (or indeed after releasing a
10 * CPUs made while previously holding that lock, it is also guaranteed to
H A DMP+polocks.litmus8 * In other words, when holding a given lock (or indeed after releasing a
10 * CPUs made while previously holding that lock, it is also guaranteed
/linux/arch/arm/mach-versatile/
H A Dheadsmp.S12 * This provides a "holding pen" into which all secondary cores are held
28 * we've been released from the holding pen: secondary_stack
/linux/arch/arm/mach-exynos/
H A Dheadsmp.S15 * a "holding pen" into which all secondary cores are held until we're
31 * we've been released from the holding pen: secondary_stack
/linux/arch/arm/include/debug/
H A Dat91.S9 #define AT91_DBGU_THR (0x1c) /* Transmitter Holding Register */
19 strb \rd, [\rx, #(AT91_DBGU_THR)] @ Write to Transmitter Holding Register
/linux/drivers/misc/vmw_vmci/
H A Dvmci_datagram.h21 * content is accessed while holding a spinlock. The pending datagram
24 * while holding the same spinlock as above.
/linux/arch/arm/mach-spear/
H A Dheadsmp.S17 * a "holding pen" into which all secondary cores are held until we're
36 * we've been released from the holding pen: secondary_stack
/linux/block/
H A Dholder.c35 * bd_link_disk_holder - create symlinks between holding disk and slave bdev
37 * @disk: the holding disk
131 * @disk: the holding disk
/linux/lib/
H A Drefcount.c98 * refcount_dec_and_mutex_lock - return holding mutex if able to decrement
129 * refcount_dec_and_lock - return holding spinlock if able to decrement
160 * refcount_dec_and_lock_irqsave - return holding spinlock with disabled
/linux/include/drm/ttm/
H A Dttm_kmap_iter.h27 * @dmap: The struct iosys_map holding the virtual address after
38 * @dmap: The struct iosys_map holding the virtual address after
/linux/sound/soc/intel/avs/
H A Dutils.c16 /* Caller responsible for holding adev->modres_mutex. */ in avs_module_entry_index()
32 /* Caller responsible for holding adev->modres_mutex. */ in avs_module_id_entry_index()
97 /* Caller responsible for holding adev->modres_mutex. */ in avs_is_module_ida_empty()
109 /* Caller responsible for holding adev->modres_mutex. */ in avs_module_ida_destroy()
/linux/Documentation/locking/
H A Dww-mutex-design.rst39 If the transaction holding the lock is younger, the locking transaction waits.
40 If the transaction holding the lock is older, the locking transaction backs off
43 If the transaction holding the lock is younger, the locking transaction
44 wounds the transaction holding the lock, requesting it to die.
45 If the transaction holding the lock is older, it waits for the other
237 and edges can only be changed when holding the locks of all involved nodes. w/w
/linux/arch/sh/include/asm/
H A Dsmc37c93x.h58 #define UART_THR 0x0 /* Transmitter Holding Register (Write Only) */
97 #define IER_ETHREI 0x0200 /* Enable Transmitter Holding Register Empty Interrupt */
144 #define LSR_THRE 0x2000 /* Transmitter Holding Register Empty */

12345678910>>...40