Home
last modified time | relevance | path

Searched +full:gpio +full:- +full:ctrl (Results 1 – 25 of 379) sorted by relevance

12345678910>>...16

/linux/drivers/gpio/
H A Dgpio-en7523.c1 // SPDX-License-Identifier: GPL-2.0-only
6 #include <linux/gpio/driver.h>
7 #include <linux/gpio/generic.h>
16 * struct airoha_gpio_ctrl - Airoha GPIO driver data
30 static int airoha_dir_set(struct gpio_chip *gc, unsigned int gpio, in airoha_dir_set() argument
33 struct airoha_gpio_ctrl *ctrl = gpiochip_get_data(gc); in airoha_dir_set() local
34 u32 dir = ioread32(ctrl->dir[gpio / 16]); in airoha_dir_set()
35 u32 output = ioread32(ctrl->output); in airoha_dir_set()
36 u32 mask = BIT((gpio % 16) * 2); in airoha_dir_set()
40 output |= BIT(gpio); in airoha_dir_set()
[all …]
H A Dgpio-max77759.c1 // SPDX-License-Identifier: GPL-2.0-only
6 // GPIO driver for Maxim MAX77759
11 #include <linux/gpio/driver.h>
65 cmd->cmd[0] = MAX77759_MAXQ_OPCODE_GPIO_TRIGGER_READ; in max77759_gpio_maxq_gpio_trigger_read()
67 ret = max77759_maxq_command(chip->max77759, cmd, rsp); in max77759_gpio_maxq_gpio_trigger_read()
71 return rsp->rsp[1]; in max77759_gpio_maxq_gpio_trigger_read()
79 cmd->cmd[0] = MAX77759_MAXQ_OPCODE_GPIO_TRIGGER_WRITE; in max77759_gpio_maxq_gpio_trigger_write()
80 cmd->cmd[1] = trigger; in max77759_gpio_maxq_gpio_trigger_write()
82 return max77759_maxq_command(chip->max77759, cmd, NULL); in max77759_gpio_maxq_gpio_trigger_write()
91 cmd->cmd[0] = MAX77759_MAXQ_OPCODE_GPIO_CONTROL_READ; in max77759_gpio_maxq_gpio_control_read()
[all …]
H A Dgpio-omap.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Support functions for OMAP GPIO
5 * Copyright (C) 2003-2005 Nokia Corporation
9 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com>
25 #include <linux/gpio/driver.h>
27 #include <linux/platform_data/gpio-omap.h>
36 u32 ctrl; member
78 void (*set_dataout)(struct gpio_bank *bank, unsigned gpio, int enable);
84 #define BANK_USED(bank) (bank->mod_usage || bank->irq_usage)
109 static void omap_set_gpio_direction(struct gpio_bank *bank, int gpio, in omap_set_gpio_direction() argument
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dcirrus,cs35l45.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Ricardo Rivera-Matos <rriveram@opensource.cirrus.com>
11 - Richard Fitzgerald <rf@opensource.cirrus.com>
18 - $ref: dai-common.yaml#
23 - cirrus,cs35l45
31 '#sound-dai-cells':
34 reset-gpios:
37 vdd-a-supply:
[all …]
/linux/arch/arm/boot/dts/marvell/
H A Dkirkwood-iomega_ix2_200.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
5 #include "kirkwood-6281.dtsi"
8 model = "Iomega StorCenter ix2-200";
9 compatible = "iom,ix2-200", "marvell,kirkwood-88f6281", "marvell,kirkwood";
18 stdout-path = &uart0;
22 pinctrl: pin-controller@10000 {
23 pinctrl-0 = < &pmx_led_sata_brt_ctrl_1
33 pinctrl-names = "default";
35 pmx_button_reset: pmx-button-reset {
[all …]
H A Ddove.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/gpio/gpio.h>
3 #include <dt-bindings/interrupt-controller/irq.h>
8 #address-cells = <1>;
9 #size-cells = <1>;
12 interrupt-parent = <&intc>;
21 #address-cells = <1>;
22 #size-cells = <0>;
25 compatible = "marvell,pj4a", "marvell,sheeva-v7";
27 next-level-cache = <&l2>;
[all …]
H A Darmada-370-synology-ds213j.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
9 * The 0xf1000000 is the default used by the recent, DT-capable, U-Boot
12 * were delivered with an older version of u-boot that left internal
17 * installing it from u-boot prompt) or adjust the Devive Tree
21 /dts-v1/;
23 #include <dt-bindings/input/input.h>
24 #include <dt-bindings/gpio/gpio.h>
25 #include "armada-370.dtsi"
30 "marvell,armada-370-xp";
33 stdout-path = "serial0:115200n8";
[all …]
/linux/include/dt-bindings/sound/
H A Dcs35l45.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * cs35l45.h -- CS35L45 ALSA SoC audio driver DT bindings header
12 * cirrus,asp-sdout-hiz-ctrl
14 * TX_HIZ_UNUSED: TX pin high-impedance during unused slots.
15 * TX_HIZ_DISABLED: TX pin high-impedance when all channels disabled.
21 * Optional GPIOX Sub-nodes:
22 * The cs35l45 node can have up to three "cirrus,gpio-ctrlX" ('X' = [1,2,3])
23 * sub-nodes for configuring the GPIO pins.
25 * - gpio-dir : GPIO pin direction. Valid only when 'gpio-ctrl'
30 * - gpio-lvl : GPIO level. Valid only when 'gpio-ctrl' is 1 and 'gpio-dir' is 0.
[all …]
/linux/Documentation/devicetree/bindings/iio/frequency/
H A Dadi,admfm2000.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Kim Seer Paller <kimseer.paller@analog.com>
22 - adi,admfm2000
24 '#address-cells':
27 '#size-cells':
31 "^channel@[0-1]$":
44 adi,mixer-mode:
52 switch-gpios:
[all …]
/linux/Documentation/devicetree/bindings/iio/amplifiers/
H A Dadi,hmc425a.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Michael Hennerich <michael.hennerich@analog.com>
13 Digital Step Attenuator IIO devices with gpio interface.
15 ADRF5750 2 dB LSB, 4-Bit, Silicon Digital Attenuator, 10 MHz to 60 GHz
16 https://www.analog.com/media/en/technical-documentation/data-sheets/adrf5740.pdf
18 HMC425A 0.5 dB LSB GaAs MMIC 6-BIT DIGITAL POSITIVE CONTROL ATTENUATOR, 2.2 - 8.0 GHz
19 https://www.analog.com/media/en/technical-documentation/data-sheets/hmc425A.pdf
21 HMC540S 1 dB LSB Silicon MMIC 4-Bit Digital Positive Control Attenuator, 0.1 - 8 GHz
[all …]
/linux/Documentation/devicetree/bindings/leds/
H A Dkinetic,ktd2692.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Markuss Broks <markuss.broks@gmail.com>
13 KTD2692 is the ideal power solution for high-power flash LEDs.
14 It uses ExpressWire single-wire programming for maximum flexibility.
16 The ExpressWire interface through CTRL pin can control LED on/off and
20 Also, When the AUX pin is pulled high while CTRL pin is high,
21 LED current will be ramped up to the flash-mode current level.
27 ctrl-gpios:
[all …]
H A Dleds-lt3593.txt4 - compatible: Should be "lltc,lt3593".
5 - lltc,ctrl-gpios: A handle to the GPIO that is connected to the 'CTRL'
9 configured in a sub-node in the device node.
11 Optional sub-node properties:
12 - function: See Documentation/devicetree/bindings/leds/common.txt
13 - color: See Documentation/devicetree/bindings/leds/common.txt
14 - label: A label for the LED. If none is given, the LED will be
16 - linux,default-trigger: The default trigger for the LED.
18 - default-state: The initial state of the LED.
26 #include <dt-bindings/leds/common.h>
[all …]
/linux/Documentation/devicetree/bindings/leds/backlight/
H A Dkinetic,ktd2801.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Kinetic Technologies KTD2801 one-wire backlight
10 - Duje Mihanović <duje.mihanovic@skole.hr>
14 by a single GPIO line. The driver can be controlled with a PWM signal
15 or by pulsing the GPIO line to set the backlight level. This is called
19 - $ref: common.yaml#
25 ctrl-gpios:
28 default-brightness: true
[all …]
/linux/arch/m68k/include/asm/
H A Dm525xsim.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * m525xsim.h -- ColdFire 525x System Integration Module support.
39 #define MCFSIM_MPARK (MCF_MBAR + 0x0C) /* BUS Master Ctrl */
42 #define MCFSIM_ICR0 (MCF_MBAR + 0x4c) /* Intr Ctrl reg 0 */
43 #define MCFSIM_ICR1 (MCF_MBAR + 0x4d) /* Intr Ctrl reg 1 */
44 #define MCFSIM_ICR2 (MCF_MBAR + 0x4e) /* Intr Ctrl reg 2 */
45 #define MCFSIM_ICR3 (MCF_MBAR + 0x4f) /* Intr Ctrl reg 3 */
46 #define MCFSIM_ICR4 (MCF_MBAR + 0x50) /* Intr Ctrl reg 4 */
47 #define MCFSIM_ICR5 (MCF_MBAR + 0x51) /* Intr Ctrl reg 5 */
48 #define MCFSIM_ICR6 (MCF_MBAR + 0x52) /* Intr Ctrl reg 6 */
[all …]
/linux/drivers/pinctrl/mvebu/
H A Dpinctrl-mvebu.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
6 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
13 * struct mvebu_mpp_ctrl_data - private data for the mpp ctrl operations
29 * struct mvebu_mpp_ctrl - describe a mpp control
35 * @mpp_gpio_req: (optional) special function to request gpio
36 * @mpp_gpio_dir: (optional) special function to set gpio direction
45 * to allow pin settings with varying gpio pins.
62 * struct mvebu_mpp_ctrl_setting - describe a mpp ctrl setting
63 * @val: ctrl setting value
64 * @name: ctrl setting name, e.g. uart2, spi0 - unique per mpp_mode
[all …]
/linux/drivers/staging/sm750fb/
H A Dddk750_power.c1 // SPDX-License-Identifier: GPL-2.0
34 unsigned int ctrl = 0; in sm750_set_power_mode() local
36 ctrl = peek32(POWER_MODE_CTRL) & ~POWER_MODE_CTRL_MODE_MASK; in sm750_set_power_mode()
43 ctrl |= POWER_MODE_CTRL_MODE_MODE0; in sm750_set_power_mode()
47 ctrl |= POWER_MODE_CTRL_MODE_MODE1; in sm750_set_power_mode()
51 ctrl |= POWER_MODE_CTRL_MODE_SLEEP; in sm750_set_power_mode()
60 ctrl &= ~POWER_MODE_CTRL_OSC_INPUT; in sm750_set_power_mode()
62 ctrl &= ~POWER_MODE_CTRL_336CLK; in sm750_set_power_mode()
65 ctrl |= POWER_MODE_CTRL_OSC_INPUT; in sm750_set_power_mode()
67 ctrl |= POWER_MODE_CTRL_336CLK; in sm750_set_power_mode()
[all …]
/linux/drivers/watchdog/
H A Dit87_wdt.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * for ITE IT87xx Environment Control - Low Pin Count Input / Output
12 * Data-sheets: Publicly available at the ITE website
48 #define GPIO 0x07 macro
87 /* GPIO Configuration Registers LDN=0x07 */
93 /* GPIO Bits WDTCFG */
124 return -EBUSY; in superio_enter()
169 /* Internal function, should be called after superio_select(GPIO) */
199 superio_select(GPIO); in wdt_update_timeout()
209 t -= t % 60; in wdt_round_time()
[all …]
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm7445.dtsi1 // SPDX-License-Identifier: GPL-2.0
2 #include <dt-bindings/interrupt-controller/arm-gic.h>
5 #address-cells = <2>;
6 #size-cells = <2>;
9 interrupt-parent = <&gic>;
16 #address-cells = <1>;
17 #size-cells = <0>;
20 compatible = "brcm,brahma-b15";
22 enable-method = "brcm,brahma-b15";
27 compatible = "brcm,brahma-b15";
[all …]
/linux/drivers/platform/surface/aggregator/
H A Dcontroller.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2019-2022 Maximilian Luz <luzmaximilian@gmail.com>
11 #include <linux/gpio/consumer.h>
38 /* -- Safe counters. -------------------------------------------------------- */
41 * ssh_seq_reset() - Reset/initialize sequence ID counter.
46 WRITE_ONCE(c->value, 0); in ssh_seq_reset()
50 * ssh_seq_next() - Get next sequence ID.
57 u8 old = READ_ONCE(c->value); in ssh_seq_next()
61 while (unlikely((ret = cmpxchg(&c->value, old, new)) != old)) { in ssh_seq_next()
70 * ssh_rqid_reset() - Reset/initialize request ID counter.
[all …]
H A Dcore.c1 // SPDX-License-Identifier: GPL-2.0+
6 * Provides access to a SAM-over-SSH connected EC via a controller device.
10 * Copyright (C) 2019-2022 Maximilian Luz <luzmaximilian@gmail.com>
16 #include <linux/gpio/consumer.h>
37 /* -- Static controller reference. ------------------------------------------ */
47 * ssam_get_controller() - Get reference to SSAM controller.
57 struct ssam_controller *ctrl; in ssam_get_controller() local
61 ctrl = __ssam_controller; in ssam_get_controller()
62 if (!ctrl) in ssam_get_controller()
65 if (WARN_ON(!kref_get_unless_zero(&ctrl->kref))) in ssam_get_controller()
[all …]
/linux/Documentation/devicetree/bindings/phy/
H A Dbrcm,ns2-drd-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/brcm,ns2-drd-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Florian Fainelli <florian.fainelli@broadcom.com>
11 - Hauke Mehrtens <hauke@hauke-m.de>
12 - Rafał Miłecki <zajec5@gmail.com>
16 const: brcm,ns2-drd-phy
20 - description: DRD ICFG configurations
21 - description: DRD IDM reset
[all …]
/linux/drivers/net/ethernet/freescale/fs_enet/
H A Dmii-bitbang.c1 // SPDX-License-Identifier: GPL-2.0-only
20 #include <linux/mdio-bitbang.h>
28 struct mdiobb_ctrl ctrl; member
35 /* FIXME: If any other users of GPIO crop up, then these will have to
38 * bind the ports to a GPIO driver, and have this be a client of it.
55 static inline void mdio_dir(struct mdiobb_ctrl *ctrl, int dir) in mdio_dir() argument
57 struct bb_info *bitbang = container_of(ctrl, struct bb_info, ctrl); in mdio_dir()
60 bb_set(bitbang->dir, bitbang->mdio_msk); in mdio_dir()
62 bb_clr(bitbang->dir, bitbang->mdio_msk); in mdio_dir()
65 in_be32(bitbang->dir); in mdio_dir()
[all …]
/linux/Documentation/devicetree/bindings/display/bridge/
H A Dfsl,imx93-mipi-dsi.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/display/bridge/fsl,imx93-mipi-dsi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Liu Ying <victor.liu@nxp.com>
15 and extensions to them are controlled by i.MX93 media blk-ctrl.
18 - $ref: snps,dw-mipi-dsi.yaml#
22 const: fsl,imx93-mipi-dsi
26 - description: apb clock
27 - description: pixel clock
[all …]
/linux/arch/mips/rb532/
H A Ddevices.c1 // SPDX-License-Identifier: GPL-2.0-or-later
16 #include <linux/gpio.h>
17 #include <linux/gpio/machine.h>
24 #include <asm/mach-rc32434/rc32434.h>
25 #include <asm/mach-rc32434/dma.h>
26 #include <asm/mach-rc32434/dma_v.h>
27 #include <asm/mach-rc32434/eth.h>
28 #include <asm/mach-rc32434/rb.h>
29 #include <asm/mach-rc32434/integ.h>
30 #include <asm/mach-rc32434/gpio.h>
[all …]
/linux/Documentation/devicetree/bindings/net/bluetooth/
H A Dmediatek,bluetooth.txt13 - compatible: Must be
14 "mediatek,mt7663u-bluetooth": for MT7663U device
15 "mediatek,mt7668u-bluetooth": for MT7668U device
16 - vcc-supply: Main voltage regulator
18 If the pin controller on the platform can support both pinmux and GPIO
21 - pinctrl-names: Should be "default", "runtime"
22 - pinctrl-0: Should contain UART RXD low when the device is powered up to
24 - pinctrl-1: Should contain UART mode pin ctrl
27 the GPIO control still has to rely on the dedicated GPIO controller such as
30 - boot-gpios: GPIO same to the pin as UART RXD and used to keep LOW when
[all …]

12345678910>>...16