Searched +full:gcc +full:- +full:sm6350 (Results 1 – 14 of 14) sorted by relevance
/linux/Documentation/devicetree/bindings/display/msm/ |
H A D | qcom,sm6350-mdss.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm6350-mdss.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm SM6350 Display MDSS 10 - Krishna Manikandan <quic_mkrishn@quicinc.com> 13 SM6350 MSM Mobile Display Subsystem (MDSS), which encapsulates sub-blocks 16 $ref: /schemas/display/msm/mdss-common.yaml# 20 const: qcom,sm6350-mdss 24 - description: Display AHB clock from gcc [all …]
|
H A D | qcom,sc7180-dpu.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/qcom,sc7180-dpu.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krishna Manikandan <quic_mkrishn@quicinc.com> 12 $ref: /schemas/display/msm/dpu-common.yaml# 17 - qcom,sc7180-dpu 18 - qcom,sm6125-dpu 19 - qcom,sm6350-dpu 20 - qcom,sm6375-dpu [all …]
|
H A D | dsi-controller-main.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/display/msm/dsi-controller-main.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Krishna Manikandan <quic_mkrishn@quicinc.com> 15 - items: 16 - enum: 17 - qcom,apq8064-dsi-ctrl 18 - qcom,msm8226-dsi-ctrl 19 - qcom,msm8916-dsi-ctrl [all …]
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | qcom,gcc-sm6350.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,gcc-sm6350.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Global Clock & Reset Controller on SM6350 10 - Konrad Dybcio <konradybcio@kernel.org> 14 domains on SM6350. 16 See also:: include/dt-bindings/clock/qcom,gcc-sm6350.h 20 const: qcom,gcc-sm6350 24 - description: Board XO source [all …]
|
H A D | qcom,dispcc-sm6350.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,dispcc-sm6350.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Display Clock & Reset Controller on SM6350 10 - Konrad Dybcio <konradybcio@kernel.org> 14 domains on SM6350. 16 See also:: include/dt-bindings/clock/qcom,dispcc-sm6350.h 20 const: qcom,sm6350-dispcc 24 - description: Board XO source [all …]
|
H A D | qcom,sm6350-camcc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,sm6350-camcc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Camera Clock & Reset Controller on SM6350 10 - Konrad Dybcio <konradybcio@kernel.org> 14 domains on SM6350. 16 See also:: include/dt-bindings/clock/qcom,sm6350-camcc.h 20 const: qcom,sm6350-camcc 24 - description: Board XO source [all …]
|
H A D | qcom,gpucc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Taniya Das <quic_tdas@quicinc.com> 11 - Imran Shaik <quic_imrashai@quicinc.com> 18 include/dt-bindings/clock/qcom,gpucc-sdm845.h 19 include/dt-bindings/clock/qcom,gpucc-sa8775p.h 20 include/dt-bindings/clock/qcom,gpucc-sc7180.h 21 include/dt-bindings/clock/qcom,gpucc-sc7280.h 22 include/dt-bindings/clock/qcom,gpucc-sc8280xp.h [all …]
|
/linux/Documentation/devicetree/bindings/phy/ |
H A D | qcom,sc8280xp-qmp-usb43dp-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/qcom,sc8280xp-qmp-usb43d [all...] |
/linux/Documentation/devicetree/bindings/nvmem/ |
H A D | qcom,qfprom.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org> 13 - $ref: nvmem.yaml# 14 - $ref: nvmem-deprecated-cells.yaml# 19 - enum: 20 - qcom,apq8064-qfprom 21 - qcom,apq8084-qfprom 22 - qcom,ipq5332-qfprom [all …]
|
/linux/Documentation/devicetree/bindings/interconnect/ |
H A D | qcom,osm-l3.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/interconnect/qcom,osm-l [all...] |
/linux/arch/arm64/boot/dts/qcom/ |
H A D | sm6350-sony-xperia-lena-pdx213.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 5 /dts-v1/; 7 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 9 #include "sm6350.dtsi" 14 compatible = "sony,pdx213", "qcom,sm6350"; 15 chassis-type = "handset"; 16 qcom,msm-id = <434 0x10000>, <459 0x10000>; 17 qcom,board-id = <0x1000B 0>; 20 #address-cells = <2>; [all …]
|
H A D | sa8775p.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 7 #include <dt-bindings/interconnect/qcom,icc.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/clock/qcom,rpmh.h> 10 #include <dt-bindings/clock/qcom,sa8775p-dispcc.h> 11 #include <dt-bindings/clock/qcom,sa8775p-gcc.h> 12 #include <dt-bindings/clock/qcom,sa8775p-gpucc.h> 13 #include <dt-bindings/dma/qcom-gpi.h> 14 #include <dt-bindings/interconnect/qcom,sa8775p-rpmh.h> 15 #include <dt-bindings/mailbox/qcom-ipcc.h> [all …]
|
H A D | qcm2290.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 8 #include <dt-bindings/clock/qcom,dispcc-qcm2290.h> 9 #include <dt-bindings/clock/qcom,gcc-qcm2290.h> 10 #include <dt-bindings/clock/qcom,qcm2290-gpucc.h> 11 #include <dt-bindings/clock/qcom,rpmcc.h> 12 #include <dt-bindings/dma/qcom-gpi.h> 13 #include <dt-bindings/firmware/qcom,scm.h> 14 #include <dt-bindings/gpio/gpio.h> 15 #include <dt-bindings/interrupt-controller/arm-gic.h> 16 #include <dt-bindings/interconnect/qcom,qcm2290.h> [all …]
|
H A D | x1e80100.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 6 #include <dt-bindings/clock/qcom,rpmh.h> 7 #include <dt-bindings/clock/qcom,sc8280xp-lpasscc.h> 8 #include <dt-bindings/clock/qcom,x1e80100-dispcc.h> 9 #include <dt-bindings/clock/qcom,x1e80100-gcc.h> 10 #include <dt-bindings/clock/qcom,x1e80100-gpucc.h> 11 #include <dt-bindings/clock/qcom,x1e80100-tcsr.h> 12 #include <dt-bindings/dma/qcom-gpi.h> 13 #include <dt-bindings/interconnect/qcom,icc.h> 14 #include <dt-bindings/interconnect/qcom,x1e80100-rpmh.h> [all …]
|