Searched +full:gcc +full:- +full:msm8953 (Results 1 – 12 of 12) sorted by relevance
| /linux/Documentation/devicetree/bindings/clock/ |
| H A D | qcom,gcc-msm8953.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/qcom,gcc-msm8953.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Global Clock & Reset Controller on MSM8953 10 - Adam Skladowski <a_skl39@protonmail.com> 11 - Sireesh Kodali <sireeshkodali@protonmail.com> 12 - Barnabas Czeman <barnabas.czeman@mainlining.org> 16 domains on MSM8937 or MSM8953. 19 include/dt-bindings/clock/qcom,gcc-msm8917.h [all …]
|
| /linux/Documentation/devicetree/bindings/interconnect/ |
| H A D | qcom,msm8953.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/interconnect/qcom,msm8953.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm MSM8953 Network-On-Chip interconnect 10 - Barnabas Czeman <barnabas.czeman@mainlining.org> 13 The Qualcomm MSM8953 interconnect providers support adjusting the 16 See also: include/dt-bindings/interconnect/qcom,msm8953.h 21 - qcom,msm8953-bimc 22 - qcom,msm8953-pcnoc [all …]
|
| /linux/Documentation/devicetree/bindings/iommu/ |
| H A D | qcom,iommu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Konrad Dybcio <konradybcio@kernel.org> 13 Qualcomm "B" family devices which are not compatible with arm-smmu have 16 to non-secure vs secure interrupt line. 21 - items: 22 - enum: 23 - qcom,msm8916-iommu 24 - qcom,msm8917-iommu [all …]
|
| /linux/Documentation/devicetree/bindings/usb/ |
| H A D | qcom,dwc3.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Wesley Cheng <quic_wcheng@quicinc.com> 12 # Use the combined qcom,snps-dwc3 instead 21 - compatible 26 - enum: 27 - qcom,ipq4019-dwc3 28 - qcom,ipq5018-dwc3 29 - qcom,ipq5332-dwc3 [all …]
|
| H A D | qcom,snps-dwc3.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/usb/qcom,snps-dwc3.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Wesley Cheng <quic_wcheng@quicinc.com> 19 const: qcom,snps-dwc3 21 - compatible 26 - enum: 27 - qcom,ipq4019-dwc3 28 - qcom,ipq5018-dwc3 [all …]
|
| /linux/arch/arm64/boot/dts/qcom/ |
| H A D | msm8953-motorola-potter.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 5 /dts-v1/; 7 #include "msm8953.dtsi" 11 /delete-node/ &cont_splash_mem; 12 /delete-node/ &qseecom_mem; 16 compatible = "motorola,potter", "qcom,msm8953"; 17 chassis-type = "handset"; 18 qcom,msm-id = <293 0>; 19 qcom,board-id = <0x46 0x83a0>; 22 #address-cells = <2>; [all …]
|
| H A D | msm8953-xiaomi-mido.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 2 /dts-v1/; 4 #include "msm8953.dtsi" 7 #include <dt-bindings/leds/common.h> 9 /delete-node/ &cont_splash_mem; 10 /delete-node/ &qseecom_mem; 14 compatible = "xiaomi,mido", "qcom,msm8953"; 15 chassis-type = "handset"; 16 qcom,msm-id = <293 0>; 17 qcom,board-id = <11 0>; [all …]
|
| /linux/Documentation/devicetree/bindings/mailbox/ |
| H A D | qcom,apcs-kpss-global.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mailbox/qcom,apcs-kpss-global.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 14 - Jassi Brar <jassisinghbrar@gmail.com> 19 - items: 20 - enum: 21 - qcom,ipq5018-apcs-apps-global 22 - qcom,ipq5332-apcs-apps-global 23 - qcom,ipq5424-apcs-apps-global [all …]
|
| /linux/Documentation/devicetree/bindings/display/msm/ |
| H A D | qcom,mdp5.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 14 - Dmitry Baryshkov <dmitry.baryshkov@linaro.org> 15 - Rob Clark <robdclark@gmail.com> 20 - const: qcom,mdp5 22 - items: 23 - enum: 24 - qcom,apq8084-mdp5 25 - qcom,msm8226-mdp5 [all …]
|
| /linux/drivers/clk/qcom/ |
| H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 obj-$(CONFIG_COMMON_CLK_QCOM) += clk-qcom.o 4 clk-qcom-y += common.o 5 clk-qcom-y += clk-regmap.o 6 clk-qcom-y += clk-alpha-pll.o 7 clk-qcom-y += clk-pll.o 8 clk-qcom-y += clk-rcg.o 9 clk-qcom-y += clk-rcg2.o 10 clk-qcom-y += clk-branch.o 11 clk-qcom-y += clk-regmap-divider.o [all …]
|
| H A D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 242 CMN PLL consumes the AHB/SYS clocks from GCC and supplies 243 the output clocks to the networking hardware and GCC blocks. 422 tristate "MSM8953 Global Clock Controller" 425 Support for the global clock controller on msm8953 devices. 1411 Say Y if you want to toggle LPASS-adjacent resets within 1529 tristate "High-Frequency PLL (HFPLL) Clock Controller" 1531 Support for the high-frequency PLLs present on Qualcomm devices. 1538 Support for the Krait ACC and GCC clock controllers. Say Y
|
| H A D | gcc-msm8917.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Based on gcc-msm8953.c: 7 * with parts taken from gcc-qcs404.c: 9 * and gcc-msm8939.c: 11 * adapted with data from clock-gcc-8952.c in Qualcomm's msm-4.9 release: 12 * Copyright (c) 2014-2020, The Linux Foundation. All rights reserved. 16 #include <linux/clk-provider.h> 23 #include <linux/reset-controller.h> 25 #include <dt-bindings/clock/qcom,gcc-msm8917.h> 27 #include "clk-alpha-pll.h" [all …]
|