/freebsd/sys/contrib/device-tree/Bindings/hwmon/ |
H A D | max6697.txt | 4 - compatible: 16 - reg: I2C address 20 - smbus-timeout-disable 23 - extended-range-enable 24 Only valid for MAX6581. Set to enable extended temperature range. 25 Extended temperature will be disabled if not specified. 26 - beta-compensation-enable 27 Only valid for MAX6693 and MX6694. Set to enable beta compensation on 30 - alert-mask 34 - over-temperature-mask [all …]
|
H A D | ti,tmp401.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Guenter Roeck <linux@roeck-us.net> 24 - ti,tmp401 25 - ti,tmp411 26 - ti,tmp431 27 - ti,tmp432 28 - ti,tmp435 33 ti,extended-range-enable: [all …]
|
H A D | national,lm90.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schema [all...] |
/freebsd/sys/contrib/device-tree/Bindings/power/supply/ |
H A D | qcom_smbb.txt | 1 Qualcomm Switch-Mode Battery Charger and Boost 4 - compatible: 8 - "qcom,pm8941-charger" 10 - reg: 12 Value type: <prop-encoded-array> 15 - interrupts: 17 Value type: <prop-encoded-array> 21 - charge done 22 - charge fast mode 23 - charge trickle mode [all …]
|
H A D | qcom,pm8941-charger.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/power/supply/qcom,pm8941-charger.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Switch-Mode Battery Charger and Boost 10 - Sebastian Reichel <sre@kernel.org> 15 - qcom,pm8226-charger 16 - qcom,pm8941-charger 23 - description: charge done 24 - description: charge fast mode [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/ |
H A D | ti-aemif.txt | 4 provide a glue-less interface to a variety of asynchronous memory devices like 11 Davinci DM646x - http://www.ti.com/lit/ug/sprueq7c/sprueq7c.pdf 12 OMAP-L138 (DA850) - http://www.ti.com/lit/ug/spruh77a/spruh77a.pdf 13 Kestone - http://www.ti.com/lit/ug/sprugz3a/sprugz3a.pdf 17 - compatible: "ti,davinci-aemif" 18 "ti,keystone-aemif" 19 "ti,da850-aemif" 21 - reg: contains offset/length value for AEMIF control registers 24 - #address-cells: Must be 2. The partition number has to be encoded in the 25 first address cell and it may accept values 0..N-1 [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/marvell/ |
H A D | armada-380.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 12 #include "armada-38x.dtsi" 19 #address-cells = <1>; 20 #size-cells = <0>; 21 enable-method = "marvell,armada-380-smp"; 25 compatible = "arm,cortex-a9"; 31 internal-regs { 33 compatible = "marvell,mv88f6810-pinctrl"; [all …]
|
H A D | armada-385.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 * Gregory CLEMENT <gregory.clement@free-electrons.com> 9 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 12 #include "armada-38x.dtsi" 19 #address-cells = <1>; 20 #size-cells = <0>; 21 enable-method = "marvell,armada-380-smp"; 25 compatible = "arm,cortex-a9"; 30 compatible = "arm,cortex-a9"; 37 compatible = "marvell,armada-370-pcie"; [all …]
|
H A D | armada-xp-mv78230.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 13 #include "armada-xp.dtsi" 17 compatible = "marvell,armadaxp-mv78230", "marvell,armadaxp", "marvell,armada-370-xp"; 25 #address-cells = <1>; 26 #size-cells = <0>; 27 enable-method = "marvell,armada-xp-smp"; 31 compatible = "marvell,sheeva-v7"; 34 clock-latency = <1000000>; 39 compatible = "marvell,sheeva-v7"; [all …]
|
H A D | armada-xp-mv78260.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 13 #include "armada-xp.dtsi" 17 compatible = "marvell,armadaxp-mv78260", "marvell,armadaxp", "marvell,armada-370-xp"; 26 #address-cells = <1>; 27 #size-cells = <0>; 28 enable-method = "marvell,armada-xp-smp"; 32 compatible = "marvell,sheeva-v7"; 35 clock-latency = <1000000>; 40 compatible = "marvell,sheeva-v7"; [all …]
|
H A D | armada-xp-mv78460.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 13 #include "armada-xp.dtsi" 17 compatible = "marvell,armadaxp-mv78460", "marvell,armadaxp", "marvell,armada-370-xp"; 27 #address-cells = <1>; 28 #size-cells = <0>; 29 enable-method = "marvell,armada-xp-smp"; 33 compatible = "marvell,sheeva-v7"; 36 clock-latency = <1000000>; 41 compatible = "marvell,sheeva-v7"; [all …]
|
H A D | armada-39x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 16 #address-cells = <1>; 17 #size-cells = <1>; 31 #address-cells = <1>; 32 #size-cells = <0>; 33 enable-method = "marvell,armada-390-smp"; 37 compatible = "arm,cortex-a9"; [all …]
|
/freebsd/sys/x86/include/ |
H A D | specialreg.h | 1 /*- 2 * SPDX-License-Identifier: BSD-3-Clause 38 #define CR0_PE 0x00000001 /* Protected mode Enable */ 42 #define CR0_PG 0x80000000 /* PaGing enable */ 47 #define CR0_NE 0x00000020 /* Numeric Error enable (EX16 vs IRQ13) */ 50 #define CR0_AM 0x00040000 /* Alignment Mask (set to enable AC flag) */ 51 #define CR0_NW 0x20000000 /* Not Write-through */ 63 #define CR4_PVI 0x00000002 /* Protected-mode virtual interrupts */ 68 #define CR4_MCE 0x00000040 /* Machine check enable */ 69 #define CR4_PGE 0x00000080 /* Page global enable */ [all …]
|
/freebsd/sys/contrib/dev/athk/ath10k/ |
H A D | targaddrs.h | 1 /* SPDX-License-Identifier: ISC */ 3 * Copyright (c) 2005-2011 Atheros Communications Inc. 4 * Copyright (c) 2011-2016 Qualcomm Atheros, Inc. 36 * Pointer to application-defined area, if any. 50 * General-purpose flag bits, similar to SOC_OPTION_* flags. 103 u32 hi_num_bpatch_streams; /* 0x70 -- unused */ 124 * 0xa8 - [1]: 0 = UART FC active low, 1 = UART FC active high 127 /* Pointer to extended board Data */ 143 /* 0xbc - [31:0]: idle timeout in ms */ 150 /* If non-zero, override values sent to Host in WMI_READY event. */ [all …]
|
/freebsd/crypto/openssl/doc/man3/ |
H A D | OPENSSL_ia32cap.pod | 5 OPENSSL_ia32cap - the x86[_64] processor capabilities vector 13 OpenSSL supports a range of x86[_64] instruction set extensions. These 19 range of processors. For the moment of this writing following bits are 24 =item bit #4 denoting presence of Time-Stamp Counter. 47 =item bit #43 denoting AMD XOP support (forced to zero on non-AMD CPUs); 51 =item bit #57 denoting AES-NI instruction set extension; 64 For example, in 32-bit application context clearing bit #26 at run-time 65 disables high-performance SSE2 code present in the crypto library, while 66 clearing bit #24 disables SSE2 code operating on 128-bit XMM register 69 enable XMM registers. Historically address of the capability vector copy [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/regulator/ |
H A D | richtek,rt6190.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Richtek RT6190 4-Switch BuckBoost controller 10 - ChiYuan Huang <cy_huang@richtek.com> 13 The RT6190 is 4-Switch BuckBoost controller designed for converting input 15 voltage. It operates with wide input voltage range from 4.5V to 36V, and 21 https://www.richtek.com/assets/product_file/RT6190/DS6190-02.pdf 24 - $ref: regulator.yaml# 29 - richtek,rt6190 [all …]
|
/freebsd/sbin/ifconfig/ |
H A D | ifconfig.8 | 1 .\"- 2 .\" SPDX-License-Identifier: BSD-3-Clause 93 .Bl -tag -width indent 120 The format is specified as a comma-separated list of 141 .Bl -tag -width default 145 .Bl -tag -width default -compact 158 Adjust the display of link-level ethernet (MAC) addresses: 160 .Bl -tag -width default -compact 175 .Bl -tag -width default -compact 192 .Bl -tag -width default -compact [all …]
|
/freebsd/sbin/camcontrol/ |
H A D | camcontrol.8 | 145 .Bk -words 171 .Op Fl a Ar enable|disable 172 .Op Fl A Ar enable|disable 173 .Op Fl s Ar enable|disable 174 .Op Fl S Ar enable|disable 208 .Op Fl D Ar enable|disable 213 .Op Fl T Ar enable|disable 402 .Bl -tag -width 14n 419 function-specific arguments. 437 .Bl -tag -width 14n [all …]
|
/freebsd/contrib/wpa/hostapd/ |
H A D | hostapd.conf | 6 # Note: This attribute can be overridden by the values supplied with the '-i' 37 # Module bitfield (ORed bitfield of modules that will be logged; -1 = all 53 logger_syslog=-1 55 logger_stdout=-1 72 # run as non-root users. However, since the control interface can be used to 75 # want to allow non-root users to use the control interface, add a new group 89 # (double quoted string, hexdump, printf-escaped string) 94 # UTF-8 SSID: Whether the SSID is to be interpreted using UTF-8 encoding 97 # Country code (ISO/IEC 3166-1). Used to set regulatory domain. 116 # Annex E, Table E-4 (Global operating classes) [all …]
|
/freebsd/sys/contrib/dev/mediatek/mt76/ |
H A D | testmode.h | 1 /* SPDX-License-Identifier: ISC */ 13 * enum mt76_testmode_attr - testmode attributes inside NL80211_ATTR_TESTDATA 31 * @MT76_TM_ATTR_TX_RATE_LDPC: packet tx enable LDPC (u8) 32 * @MT76_TM_ATTR_TX_RATE_STBC: packet tx enable STBC (u8) 36 * @MT76_TM_ATTR_TX_POWER_CONTROL: enable tx power control (u8) 37 * @MT76_TM_ATTR_TX_POWER: per-antenna tx power array (nested, u8 attrs) 46 * @MT76_TM_ATTR_TX_IPG: tx inter-packet gap, in unit of us (u32) 92 MT76_TM_ATTR_MAX = NUM_MT76_TM_ATTRS - 1, 96 * enum mt76_testmode_state - statistics attributes 121 MT76_TM_STATS_ATTR_MAX = NUM_MT76_TM_STATS_ATTRS - 1, [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/mfd/ |
H A D | mediatek,mt6370.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - ChiYuan Huang <cy_huang@richtek.com> 13 MT6370 is a highly-integrated smart power management IC, which includes a 14 single cell Li-Ion/Li-Polymer switching battery charger, a USB Type-C & 26 wakeup-source: true 31 interrupt-controller: true 33 "#interrupt-cells": 41 accuracy, higher measure range), VBUSDIV2 (higher accuracy, lower [all …]
|
/freebsd/share/man/man4/ |
H A D | fxp.4 | 36 .Bd -ragged -offset indent 44 .Bd -literal -offset indent 63 .Bl -tag -width "10baseT/UTP" 65 Enable autoselection of the media type and options. 77 .Bl -tag -width "full-duplex" 78 .It Cm full-duplex 80 .It Cm half-duplex 90 driver supports reception and transmission of extended frames 104 .Bl -tag -width link0 120 .Bl -bullet -compact [all …]
|
/freebsd/sys/contrib/dpdk_rte_lpm/ |
H A D | rte_lpm.c | 1 /* SPDX-License-Identifier: BSD-3-Clause 2 * Copyright(c) 2010-2014 Intel Corporation 59 /* Macro to enable/disable run-time checks. */ 74 * depth (IN) : range = 1 - 32 85 return (int)0x80000000 >> (depth - 1); in depth_to_mask() 89 * Converts given depth value to its corresponding range value. 97 * Calculate tbl24 range. (Note: 2^depth = 1 << depth) in depth_to_range() 100 return 1 << (MAX_DEPTH_TBL24 - depth); in depth_to_range() 103 return 1 << (RTE_LPM_MAX_DEPTH - depth); in depth_to_range() 121 l = te->data; [all …]
|
/freebsd/sys/dev/ppc/ |
H A D | ppc.c | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 4 * Copyright (c) 1997-2000 Nicolas Souchu 5 * Copyright (c) 2001 Alcove - Nicolas Souchu 65 #define IO_LPTSIZE_EXTENDED 8 /* "Extended" LPT controllers */ 92 "SMC-like", "SMC FDC37C665GT", "SMC FDC37C666GT", "PC87332", "PC87306", 99 "COMPATIBLE", "NIBBLE-only", "PS2-only", "PS2/NIBBLE", "EPP-only", 100 "EPP/NIBBLE", "EPP/PS2", "EPP/PS2/NIBBLE", "ECP-only", 119 * BIOS printer list - used by BIOS probe. 136 if (!(ppc->ppc_avm & PPB_ECP) && !(ppc->ppc_dtm & PPB_ECP)) in ppc_ecp_sync() [all …]
|
/freebsd/contrib/spleen/ |
H A D | ChangeLog | 1 Spleen 2.1.0 (2024-03-22) 3 - Document how wsfont header files (for OpenBSD and NetBSD) are generated 4 - Add base cyrillic (basic alphabet + most used extended) characters (Thanks 6 - Fix latin small letter 'u' smoothing in the 32x64 version 7 - Fix smoothing on more variants of 'u' in the 32x64 version 11 Spleen 2.0.2 (2023-12-25) 13 - Fix MALE and FEMALE character ordering in the 16x32 and 32x64 15 - Update README to add a link to the Alpine Linux package 19 Spleen 2.0.1 (2023-11-17) 21 - Add a 'com' target to generate SPLEEN.COM, the DOS version of Spleen [all …]
|