Home
last modified time | relevance | path

Searched +full:ext +full:- +full:regs (Results 1 – 25 of 85) sorted by relevance

1234

/freebsd/sys/contrib/device-tree/Bindings/remoteproc/
H A Dqcom,sc7280-mss-pil.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sc7280-mss-pil.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sibi Sankar <quic_sibis@quicinc.com>
19 - qcom,sc7280-mss-pil
23 - description: MSS QDSP6 registers
24 - description: RMB registers
26 reg-names:
28 - const: qdsp6
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dsc7280-herobrine-lte-sku.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
10 reserved-memory {
13 no-map;
16 mdata_mem: mpss-metadata {
17 alloc-ranges = <0x0 0xa0000000 0x0 0x20000000>;
19 no-map;
25 qcom,gsi-loader = "modem";
30 compatible = "qcom,sc7280-ms
[all...]
/freebsd/sys/contrib/device-tree/Bindings/phy/
H A Dphy-rockchip-naneng-combphy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/phy-rockchip-naneng-combphy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Heiko Stuebner <heiko@sntech.de>
15 - rockchip,rk3568-naneng-combphy
16 - rockchip,rk3588-naneng-combphy
23 - description: reference clock
24 - description: apb clock
25 - description: pipe clock
[all …]
/freebsd/sys/arm/nvidia/
H A Das3722_regulators.c1 /*-
42 #include <dt-bindings/mfd/as3722.h>
155 .supply_name = "vsup-sd2",
168 .supply_name = "vsup-sd3",
181 .supply_name = "vsup-sd4",
194 .supply_name = "vsup-sd5",
219 .supply_name = "vin-ldo0",
232 .supply_name = "vin-ldo1-6",
245 .supply_name = "vin-ldo2-5-7",
258 .supply_name = "vin-ldo3-4",
[all …]
/freebsd/sys/contrib/ncsw/Peripherals/FM/MAC/
H A Ddtsec.h2 * Copyright 2008-2013 Freescale Semiconductor Inc.
106 /********************* From mac ext ******************************************/
123 #define HASH_TABLE_SIZE 256 /* Hash table size (= 32 bits * 8 regs) */
125 #define HASH_TABLE_SIZE 256 /* Hash table size (32 bits * 8 regs) */
126 #define EXTENDED_HASH_TABLE_SIZE 512 /* Extended Hash table size (32 bits * 16 regs) */
/freebsd/sys/dev/ath/ath_hal/ar5416/
H A Dar5416_misc.c1 /*-
2 * SPDX-License-Identifier: ISC
4 * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting
5 * Copyright (c) 2002-2008 Atheros Communications, Inc.
44 HAL_CAPABILITIES *pCap = &ahpriv->ah_caps; in ar5416GetWirelessModes()
49 if (pCap->halHTSupport == AH_TRUE && (mode & HAL_MODE_11A)) in ar5416GetWirelessModes()
54 if (pCap->halHTSupport == AH_TRUE && (mode & HAL_MODE_11G)) in ar5416GetWirelessModes()
111 /* sync multi-word read */ in ar5416GetTsf64()
118 * then we re-reading AR_TSF_U32 does no good as the in ar5416GetTsf64()
121 * to check for rollover doesn't help if preempted--so in ar5416GetTsf64()
[all …]
/freebsd/sys/amd64/amd64/
H A Dinitcpu.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
58 * -1: automatic (default)
62 static int hw_clflush_disable = -1;
79 * dual-cores (or future) k8 family. Affected models range is in init_amd()
89 * after a long series of push and/or near-call instructions, in init_amd()
90 * or a long series of pop and/or near-return instructions. in init_amd()
139 * See Revision Guide for AMD Family 16h Models 00h-0Fh Processors, in init_amd()
207 u_int regs[4], val; in init_via() local
214 do_cpuid(0xc0000000, regs); in init_via()
[all …]
/freebsd/sys/dev/igc/
H A Digc_hw.h1 /*-
4 * SPDX-License-Identifier: BSD-3-Clause
47 igc_num_macs /* List is 1-based, so subtract 1 for TRUE count. */
134 /* Receive Descriptor - Extended */
152 __le32 status_error; /* ext status/error */
162 #define PS_PAGE_BUFFERS (MAX_PS_BUFFERS - 1)
164 /* Receive Descriptor - Packet Split */
182 __le32 status_error; /* ext status/error */
188 /* length of buffers 1-3 */
372 * X_reg_locked P,A L for multiple accesses of different regs
[all …]
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCallLowering.cpp1 //===-- lib/CodeGen/GlobalISel/CallLowering.cpp - Call lowering -----------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
29 #define DEBUG_TYPE "call-lowering"
108 .getFnAttribute("disable-tail-calls") in lowerCall()
113 bool IsVarArg = CB.getFunctionType()->isVarArg(); in lowerCall()
125 // The sret demotion isn't compatible with tail-calls, since the sret in lowerCall()
134 unsigned NumFixedArgs = CB.getFunctionType()->getNumParams(); in lowerCall()
141 // might point to function-local memory), we can't meaningfully tail-call. in lowerCall()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelDAGToDAG.cpp1 //===-- AArch64ISelDAGToDAG.cpp - A dag to dag inst selector for AArch64 --===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
11 //===----------------------------------------------------------------------===//
31 #define DEBUG_TYPE "aarch64-isel"
34 //===--------------------------------------------------------------------===//
35 /// AArch64DAGToDAGISel - AArch64 specific code to select AArch64 machine
42 /// Subtarget - Keep a pointer to the AArch64Subtarget around so that we can
60 /// SelectInlineAsmMemoryOperand - Implement addressing mode selection for
137 int64_t C = CI->getSExtValue(); in SelectAddrModeIndexedUImm()
[all …]
/freebsd/sys/dev/qlnx/qlnxe/
H A Deth_common.h2 * Copyright (c) 2017-2018 Cavium, Inc.
61 …SO_PKT_LEN (9700 - (4 + 4 + 12 + 8)) /* (QM_REG_TASKBYTECRDCOST_0, QM_VOQ_BYTE_CR…
63 …UM (18 - 1) /* Number of BDs to consider for LSO sliding window restriction i…
66 #define ETH_TX_NUM_SAME_AS_LAST_ENTRIES 320 /* Number of same-as-last resources in tx s…
70 #define ETH_NUM_STATISTIC_COUNTERS_DOUBLE_VF_ZONE (ETH_NUM_STATISTIC_COUNTERS - MAX_NUM_VFS/2) …
71 #define ETH_NUM_STATISTIC_COUNTERS_QUAD_VF_ZONE (ETH_NUM_STATISTIC_COUNTERS - 3*MAX_NUM_VFS/4) …
88 #define ETH_RSS_KEY_SIZE_REGS 10 /* Length of RSS key (in regs) */
94 …E ETH_RX_MAX_BUFF_PER_PKT /* Maximum number of additional buffers, reported by TPA-start CQE */
95 #define ETH_TPA_CQE_CONT_LEN_LIST_SIZE 6 /* Maximum number of buffers, reported by TPA-con…
96 #define ETH_TPA_CQE_END_LEN_LIST_SIZE 4 /* Maximum number of buffers, reported by TPA-end…
[all …]
/freebsd/sys/contrib/dev/athk/ath10k/
H A Dcore.c1 // SPDX-License-Identifier: ISC
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
5 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
21 #include <linux/nvmem-consumer.h>
33 #include "wmi-ops.h"
65 MODULE_PARM_DESC(cryptmode, "Crypto mode: 0-hardware, 1-software");
473 * or 2x2 160Mhz, long-guard-interval.
523 * 1x1 160Mhz, long-guard-interval.
741 [ATH10K_FW_FEATURE_EXT_WMI_MGMT_RX] = "wmi-mgmt-rx",
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp1 //=- WebAssemblyISelLowering.cpp - WebAssembly DAG Lowering Implementation -==//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
44 #define DEBUG_TYPE "wasm-lower"
49 auto MVTPtr = Subtarget->hasAddr64() ? MVT::i64 : MVT::i32; in WebAssemblyTargetLowering()
59 Subtarget->hasAddr64() ? WebAssembly::SP64 : WebAssembly::SP32); in WebAssemblyTargetLowering()
65 if (Subtarget->hasSIMD128()) { in WebAssemblyTargetLowering()
73 if (Subtarget->hasHalfPrecision()) { in WebAssemblyTargetLowering()
76 if (Subtarget->hasReferenceTypes()) { in WebAssemblyTargetLowering()
[all …]
/freebsd/sys/dev/enetc/
H A Dif_enetc.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
284 device_printf(sc->dev, in enetc_setup_fixed()
285 "Device has fixed-link node without link speed specified\n"); in enetc_setup_fixed()
302 device_printf(sc->dev, "Unsupported link speed value of %d\n", in enetc_setup_fixed()
308 if (OF_hasprop(node, "full-duplex")) in enetc_setup_fixed()
313 sc->fixed_link = true; in enetc_setup_fixed()
315 ifmedia_init(&sc->fixed_ifmedia, 0, enetc_fixed_media_change, in enetc_setup_fixed()
317 ifmedia_add(&sc->fixed_ifmedia, speed, 0, NULL); in enetc_setup_fixed()
318 ifmedia_set(&sc->fixed_ifmedia, speed); in enetc_setup_fixed()
[all …]
/freebsd/sys/dev/ath/ath_hal/
H A Dah.c1 /*-
2 * SPDX-License-Identifier: ISC
4 * Copyright (c) 2002-2009 Sam Leffler, Errno Consulting
5 * Copyright (c) 2002-2008 Atheros Communications, Inc.
61 const char *name = (*pchip)->probe(vendorid, devid); in ath_hal_probe()
68 const char *name = pc->probe(vendorid, devid); in ath_hal_probe()
97 if (chip->probe(ATHEROS_VENDOR_ID, devid) == AH_NULL) in ath_hal_attach()
99 ah = chip->attach(devid, sc, st, sh, eepromdata, ah_config, in ath_hal_attach()
103 ah->ah_devid = AH_PRIVATE(ah)->ah_devid; in ath_hal_attach()
104 ah->ah_subvendorid = AH_PRIVATE(ah)->ah_subvendorid; in ath_hal_attach()
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/broadcom/northstar2/
H A Dns2.dtsi35 #include <dt-bindings/interrupt-controller/arm-gic.h>
36 #include <dt-bindings/clock/bcm-ns2.h>
40 interrupt-parent = <&gic>;
41 #address-cells = <2>;
42 #size-cells = <2>;
45 #address-cells = <2>;
46 #size-cells = <0>;
50 compatible = "arm,cortex-a57";
52 enable-method = "psci";
53 next-level-cache = <&CLUSTER0_L2>;
[all …]
/freebsd/sys/dev/ti/
H A Dif_ti.c1 /*-
2 * SPDX-License-Identifier: BSD-4-Clause
18 * 4. Neither the name of the author nor the names of any co-contributors
69 * compiling it requires a GNU toolchain targeted for mips-sgi-irix5.3.
72 * - Terry Murphy of 3Com, for providing a 3c985 Tigon 1 board
74 * - Raymond Lee of Netgear, for providing a pair of Netgear
76 * - Ulf Zimmermann, for bringing the GA260 to my attention and
78 * - Andrew Gallatin for providing FreeBSD/Alpha support.
155 "3Com 3c985-SX Gigabit Ethernet" },
337 device_printf(sc->ti_dev, in ti_eeprom_getbyte()
[all …]
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/
H A DLegalizationArtifactCombiner.h1 //===-- llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h -----*- C++ -*-//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
70 // aext(trunc x) - > aext/copy/trunc x in tryCombineAnyExt()
84 // aext([asz]ext x) -> [asz]ext x in tryCombineAnyExt()
91 Builder.buildInstr(ExtMI->getOpcode(), {DstReg}, {ExtSrc}); in tryCombineAnyExt()
99 if (SrcMI->getOpcode() == TargetOpcode::G_CONSTANT) { in tryCombineAnyExt()
102 auto &CstVal = SrcMI->getOperand(1); in tryCombineAnyExt()
104 MI.getDebugLoc().get(), SrcMI->getDebugLoc().get()); in tryCombineAnyExt()
[all …]
/freebsd/sys/dev/e1000/
H A De1000_hw.h2 SPDX-License-Identifier: BSD-3-Clause
4 Copyright (c) 2001-2020, Intel Corporation
142 #define E1000_DEV_ID_PCH_SPT_I219_LM2 0x15B7 /* Sunrise Point-H PCH */
143 #define E1000_DEV_ID_PCH_SPT_I219_V2 0x15B8 /* Sunrise Point-H PCH */
294 e1000_num_macs /* List is 1-based, so subtract 1 for true count. */
439 /* Receive Descriptor - Extended */
457 __le32 status_error; /* ext status/error */
467 #define PS_PAGE_BUFFERS (MAX_PS_BUFFERS - 1)
469 /* Receive Descriptor - Packet Split */
487 __le32 status_error; /* ext status/error */
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/
H A DAArch64InstructionSelector.cpp1 //===- AArch64InstructionSelector.cpp ----------------------------*- C++ -*-==//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
52 #define DEBUG_TYPE "aarch64-isel"
95 /// tblgen-erated 'select' implementation, used as the initial selector for
116 /// Eliminate same-sized cross-bank copies into stores before selectImpl().
153 /// Copy lowest part of 128-bit or 64-bit vector to 64-bit or 32-bit
285 /// - Row 0: The ri opcode variants
286 /// - Row 1: The rs opcode variants
[all …]
/freebsd/sys/crypto/openssl/aarch64/
H A Dsha512-armv8.S1 /* Do not modify. This file is auto-generated from sha512-armv8.pl. */
2 // Copyright 2014-2020 The OpenSSL Project Authors. All Rights Reserved.
23 // SHA256-hw SHA256(*) SHA512
24 // Apple A7 1.97 10.5 (+33%) 6.73 (-1%(**))
25 // Cortex-A53 2.38 15.5 (+115%) 10.0 (+150%(***))
26 // Cortex-A57 2.31 11.6 (+86%) 7.51 (+260%(***))
28 // X-Gene 20.0 (+100%) 12.8 (+300%(***))
35 // (**) The result is a trade-off: it's possible to improve it by
37 // on Cortex-A53 (or by 4 cycles per round).
38 // (***) Super-impressive coefficients over gcc-generated code are
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/AVR/
H A DAVRISelLowering.cpp1 //===-- AVRISelLowering.cpp - AVR DAG Lowering Implementation -------------===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
12 //===----------------------------------------------------------------------===//
78 // sub (x, imm) gets canonicalized to add (x, -imm), so for illegal types in AVRTargetLowering()
198 // extending 8-bit to 16-bit. This may require infrastructure in AVRTargetLowering()
199 // improvements in how we treat 16-bit "registers" to be feasible. in AVRTargetLowering()
270 "Expected power-of-2 shift amount"); in LowerShifts()
273 if (!isa<ConstantSDNode>(N->getOperand(1))) { in LowerShifts()
274 // 32-bit shifts are converted to a loop in IR. in LowerShifts()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SPIRV/
H A DSPIRVModuleAnalysis.cpp1 //===- SPIRVModuleAnalysis.cpp - analysis of global instrs & regs - C++ -*-===//
5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
7 //===----------------------------------------------------------------------===//
15 //===----------------------------------------------------------------------===//
31 #define DEBUG_TYPE "spirv-module-analysis"
34 SPVDumpDeps("spv-dump-deps",
35 cl::desc("Dump MIR with SPIR-V dependencies info"),
39 AvoidCapabilities("avoid-spirv-capabilities",
40 cl::desc("SPIR-V capabilities to avoid if there are "
44 "SPIR-V Shader capability")));
[all …]
/freebsd/sys/dev/iicbus/rtc/
H A Disl12xx.c1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
30 * - ISL1209 = 2B sram, tamper/event timestamp
31 * - ISL1218 = 8B sram, DS13xx pin compatible (but not software compatible)
32 * - ISL1219 = 2B sram, tamper/event timestamp
33 * - ISL1220 = 8B sram, separate Fout
34 * - ISL1221 = 2B sram, separate Fout, tamper/event timestamp
63 * in 'B' that stands for "bar" and it is an active-low signal; something named
64 * "EVENB" implies 1=event-disable, 0=event-enable.
70 #define ISL12XX_SR_ARST (1u << 7) /* Auto-reset on status read */
[all …]
/freebsd/sys/gnu/dev/bwn/phy_n/
H A Dif_bwn_phy_n_core.c23 Boston, MA 02110-1301, USA.
165 return ((mac->mac_phy.phy_n->ipa2g_on && band == BWN_BAND_2G) || in bwn_nphy_ipa()
166 (mac->mac_phy.phy_n->ipa5g_on && band == BWN_BAND_5G)); in bwn_nphy_ipa()
169 /* http://bcm-v4.sipsolutions.net/802.11/PHY/N/RxCoreGetState */
180 /* http://bcm-v4.sipsolutions.net/802.11/PHY/N/ForceRFSeq */
196 BWN_WARNPRINTF(mac->mac_sc, "%s: seq %d > max", __func__, seq); in bwn_nphy_force_rf_sequence()
207 BWN_ERRPRINTF(mac->mac_sc, "RF sequence status timeout\n"); in bwn_nphy_force_rf_sequence()
219 /* http://bcm-v4.sipsolutions.net/802.11/PHY/N/RFCtrlOverrideRev7 */
224 struct bwn_phy *phy = &mac->mac_phy; in bwn_nphy_rf_ctl_override_rev7()
234 if (phy->rev >= 19 || phy->rev < 3) { in bwn_nphy_rf_ctl_override_rev7()
[all …]

1234