| /linux/include/uapi/drm/ |
| H A D | xe_drm.h | 1 /* SPDX-License-Identifier: MIT */ 17 * subject to backwards-compatibility constraints. 28 * The diagram below represents a high-level simplification of a discrete 72 * - &DRM_IOCTL_XE_DEVICE_QUERY 73 * - &DRM_IOCTL_XE_GEM_CREATE 74 * - &DRM_IOCTL_XE_GEM_MMAP_OFFSET 75 * - &DRM_IOCTL_XE_VM_CREATE 76 * - &DRM_IOCTL_XE_VM_DESTROY 77 * - 553 __u8 mask[]; global() member 1514 __u64 mask; global() member [all...] |
| H A D | vmwgfx_drm.h | 1 /* SPDX-License-Identifier: (GPL-2.0 WITH Linux-syscall-note) OR MIT */ 4 * Copyright © 2009-2023 VMware, Inc., Palo Alto, CA., USA 21 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL 82 * DRM_VMW_GET_PARAM - get device information. 85 * Offset to use to map the first page of the FIFO read-only. 124 * enum drm_vmw_handle_type - handle type for ref ioctls 149 * DRM_VMW_CREATE_CONTEXT - Create a host context. 171 * DRM_VMW_UNREF_CONTEXT - Create a host context. 180 * DRM_VMW_CREATE_SURFACE - Create a host suface. 195 * @size_addr: Address of a user-space array of sruct drm_vmw_size [all …]
|
| /linux/arch/powerpc/boot/dts/fsl/ |
| H A D | pq3-sec2.1-0.dtsi | 39 fsl,num-channels = <4>; 40 fsl,channel-fifo-len = <24>; 41 fsl,exec-units-mask = <0xfe>; 42 fsl,descriptor-types-mask = <0x12b0ebf>;
|
| H A D | pq3-sec3.0-0.dtsi | 41 fsl,num-channels = <4>; 42 fsl,channel-fifo-len = <24>; 43 fsl,exec-units-mask = <0x9fe>; 44 fsl,descriptor-types-mask = <0x3ab0ebf>;
|
| H A D | pq3-sec3.1-0.dtsi | 41 fsl,num-channels = <4>; 42 fsl,channel-fifo-len = <24>; 43 fsl,exec-units-mask = <0xbfe>; 44 fsl,descriptor-types-mask = <0x3ab0ebf>;
|
| H A D | pq3-sec3.3-0.dtsi | 41 fsl,num-channels = <4>; 42 fsl,channel-fifo-len = <24>; 43 fsl,exec-units-mask = <0x97c>; 44 fsl,descriptor-types-mask = <0x3a30abf>;
|
| /linux/arch/powerpc/boot/dts/ |
| H A D | mpc8349emitxgp.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * MPC8349E-mITX-GP Device Tree Source 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 24 #address-cells = <1>; 25 #size-cells = <0>; 30 d-cache-line-size = <32>; 31 i-cache-line-size = <32>; 32 d-cache-size = <32768>; [all …]
|
| H A D | mpc885ads.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 /dts-v1/; 14 #address-cells = <1>; 15 #size-cells = <1>; 18 #address-cells = <1>; 19 #size-cells = <0>; 24 d-cache-line-size = <16>; 25 i-cache-line-size = <16>; 26 d-cache-size = <8192>; 27 i-cache-size = <8192>; [all …]
|
| H A D | asp834x-redboot.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 compatible = "analogue-and-micro,asp8347e"; 13 #address-cells = <1>; 14 #size-cells = <1>; 24 #address-cells = <1>; 25 #size-cells = <0>; 30 d-cache-line-size = <32>; 31 i-cache-line-size = <32>; 32 d-cache-size = <32768>; [all …]
|
| H A D | tqm8541.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 15 #address-cells = <1>; 16 #size-cells = <1>; 27 #address-cells = <1>; 28 #size-cells = <0>; 33 d-cache-line-size = <32>; 34 i-cache-line-size = <32>; 35 d-cache-size = <32768>; 36 i-cache-size = <32768>; [all …]
|
| H A D | tqm8555.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 15 #address-cells = <1>; 16 #size-cells = <1>; 27 #address-cells = <1>; 28 #size-cells = <0>; 33 d-cache-line-size = <32>; 34 i-cache-line-size = <32>; 35 d-cache-size = <32768>; 36 i-cache-size = <32768>; [all …]
|
| H A D | mpc8349emitx.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * MPC8349E-mITX Device Tree Source 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <32768>; [all …]
|
| H A D | stxssa8555.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * MPC8555-based STx GP3 Device Tree Source 10 /dts-v1/; 16 compatible = "stx,gp3-8560", "stx,gp3"; 17 #address-cells = <1>; 18 #size-cells = <1>; 29 #address-cells = <1>; 30 #size-cells = <0>; 35 d-cache-line-size = <32>; // 32 bytes 36 i-cache-line-size = <32>; // 32 bytes [all …]
|
| H A D | mpc8377_wlan.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Copyright 2007-2009 Freescale Semiconductor Inc. 9 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 27 #address-cells = <1>; 28 #size-cells = <0>; 33 d-cache-line-size = <32>; 34 i-cache-line-size = <32>; 35 d-cache-size = <32768>; [all …]
|
| H A D | mpc8313erdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 25 #address-cells = <1>; 26 #size-cells = <0>; 31 d-cache-line-size = <32>; 32 i-cache-line-size = <32>; 33 d-cache-size = <16384>; 34 i-cache-size = <16384>; [all …]
|
| H A D | mpc832x_rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 25 #address-cells = <1>; 26 #size-cells = <0>; 31 d-cache-line-size = <0x20>; // 32 bytes 32 i-cache-line-size = <0x20>; // 32 bytes 33 d-cache-size = <16384>; // L1, 16K 34 i-cache-size = <16384>; // L1, 16K [all …]
|
| H A D | mpc8377_rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 #address-cells = <1>; 13 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <32768>; 35 i-cache-size = <32768>; [all …]
|
| H A D | mpc8315erdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 9 #include <dt-bindings/interrupt-controller/irq.h> 13 #address-cells = <1>; 14 #size-cells = <1>; 27 #address-cells = <1>; 28 #size-cells = <0>; 33 d-cache-line-size = <32>; 34 i-cache-line-size = <32>; 35 d-cache-size = <16384>; [all …]
|
| H A D | mpc8378_rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 #address-cells = <1>; 13 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <32768>; 35 i-cache-size = <32768>; [all …]
|
| H A D | mpc836x_rdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 6 * Copyright 2007-2008 MontaVista Software, Inc. 11 /dts-v1/; 14 #address-cells = <1>; 15 #size-cells = <1>; 31 #address-cells = <1>; 32 #size-cells = <0>; 37 d-cache-line-size = <32>; 38 i-cache-line-size = <32>; 39 d-cache-size = <32768>; [all …]
|
| H A D | mpc8379_rdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 12 #address-cells = <1>; 13 #size-cells = <1>; 24 #address-cells = <1>; 25 #size-cells = <0>; 30 d-cache-line-size = <32>; 31 i-cache-line-size = <32>; 32 d-cache-size = <32768>; 33 i-cache-size = <32768>; [all …]
|
| H A D | xpedite5301.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 9 /dts-v1/; 13 #address-cells = <2>; 14 #size-cells = <2>; 15 form-factor = "PMC/XMC"; 16 boot-bank = <0x0>; /* 0: Primary flash, 1: Secondary flash */ 28 #address-cells = <1>; 29 #size-cells = <0>; 34 d-cache-line-size = <32>; // 32 bytes 35 i-cache-line-size = <32>; // 32 bytes [all …]
|
| H A D | xpedite5370.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 6 * XPedite5370 3U VPX single-board computer based on MPC8572E 9 /dts-v1/; 13 #address-cells = <2>; 14 #size-cells = <2>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; // 32 bytes 33 i-cache-line-size = <32>; // 32 bytes 34 d-cache-size = <0x8000>; // L1, 32K [all …]
|
| H A D | xcalibur1501.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 6 * XCalibur1501 6U CompactPCI single-board computer based on MPC8572E 9 /dts-v1/; 13 #address-cells = <2>; 14 #size-cells = <2>; 27 #address-cells = <1>; 28 #size-cells = <0>; 33 d-cache-line-size = <32>; // 32 bytes 34 i-cache-line-size = <32>; // 32 bytes 35 d-cache-size = <0x8000>; // L1, 32K [all …]
|
| /linux/include/uapi/linux/ |
| H A D | openvswitch.h | 1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ 4 * Copyright (c) 2007-2017 Nicira, Inc. 18 * 02110-1301, USA 28 * struct ovs_header - header for OVS Generic Netlink messages. 46 * - API users are expected to provide OVS_DP_ATTR_USER_FEATURES 63 * enum ovs_datapath_attr - attributes for %OVS_DP_* commands. 73 * @OVS_DP_ATTR_PER_CPU_PIDS: Per-cpu array of PIDs for upcalls when 95 * per-cpu dispatch mode 101 #define OVS_DP_ATTR_MAX (__OVS_DP_ATTR_MAX - 1) 138 /* Allow per-cpu dispatch of upcalls */ [all …]
|