| /linux/arch/arm/boot/dts/aspeed/ |
| H A D | aspeed-bmc-delta-ahe50dc.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 2 /dts-v1/; 4 #include "aspeed-g4.dtsi" 5 #include <dt-bindings/gpio/aspeed-gpio.h> 8 efuse##n { \ 9 compatible = "regulator-output"; \ 10 vout-supply = <&efuse##n>; \ 15 #define EFUSE(hexaddr, num) \ macro 16 efuse@##hexaddr { \ 19 shunt-resistor-micro-ohms = <675>; \ [all …]
|
| /linux/Documentation/devicetree/bindings/nvmem/ |
| H A D | rockchip-efuse.yaml | 1 # SPDX-License-Identifier: GPL-2.0-or-later OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/nvmem/rockchip-efuse.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Rockchip eFuse 10 - Heiko Stuebner <heiko@sntech.de> 13 - $ref: nvmem.yaml# 14 - $ref: nvmem-deprecated-cells.yaml# 19 - rockchip,rk3066a-efuse 20 - rockchip,rk3188-efuse [all …]
|
| H A D | amlogic,meson6-efuse.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/nvmem/amlogic,meson6-efuse.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Amlogic Meson6 eFuse 10 - Neil Armstrong <neil.armstrong@linaro.org> 11 - Martin Blumenstingl <martin.blumenstingl@googlemail.com> 14 - $ref: nvmem.yaml# 15 - $ref: nvmem-deprecated-cells.yaml# 20 - amlogic,meson6-efuse [all …]
|
| H A D | amlogic,meson-gxbb-efuse.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/nvmem/amlogic,meson-gxbb-efuse.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Amlogic Meson GX eFuse 10 - Neil Armstrong <neil.armstrong@linaro.org> 13 - $ref: nvmem.yaml# 14 - $ref: nvmem-deprecated-cells.yaml# 19 - const: amlogic,meson-gxbb-efuse 20 - items: [all …]
|
| H A D | socionext,uniphier-efuse.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/nvmem/socionext,uniphier-efuse.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier eFuse 10 - Keiji Hayashibara <hayashibara.keiji@socionext.com> 11 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 14 - $ref: nvmem.yaml# 15 - $ref: nvmem-deprecated-cells.yaml# 19 const: socionext,uniphier-efuse [all …]
|
| H A D | qcom,qfprom.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Technologies Inc, QFPROM Efuse 10 - Srinivas Kandagatla <srinivas.kandagatla@linaro.org> 13 - $ref: nvmem.yaml# 14 - $ref: nvmem-deprecated-cells.yaml# 19 - enum: 20 - qcom,apq8064-qfprom 21 - qcom,apq8084-qfprom [all …]
|
| H A D | apple,efuses.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Apple SoC eFuse-based NVMEM 10 Apple SoCs such as the M1 contain factory-programmed eFuses used to e.g. store 11 calibration data for the PCIe and the Type-C PHY or unique chip identifiers 15 - Sven Peter <sven@svenpeter.dev> 18 - $ref: nvmem.yaml# 19 - $ref: nvmem-deprecated-cells.yaml# 24 - enum: [all …]
|
| H A D | qcom,sec-qfprom.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/nvmem/qcom,sec-qfprom.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Qualcomm Technologies Inc, Secure QFPROM Efuse 10 - Komal Bajaj <quic_kbajaj@quicinc.com> 14 protected from non-secure access. In such situations, the OS have to use 18 - $ref: nvmem.yaml# 19 - $ref: nvmem-deprecated-cells.yaml# 24 - enum: [all …]
|
| /linux/Documentation/devicetree/bindings/regulator/ |
| H A D | ti-abb-regulator.txt | 4 - compatible: Should be one of: 5 - "ti,abb-v1" for older SoCs like OMAP3 6 - "ti,abb-v2" for newer SoCs like OMAP4, OMAP5 7 - "ti,abb-v3" for a generic definition where setup and control registers are 9 - reg: Address and length of the register set for the device. It contains 10 the information of registers in the same order as described by reg-names 11 - reg-names: Should contain the reg names 12 - "base-address" - contains base address of ABB module (ti,abb-v1,ti,abb-v2) 13 - "control-address" - contains control register address of ABB module (ti,abb-v3) 14 - "setup-address" - contains setup register address of ABB module (ti,abb-v3) [all …]
|
| /linux/drivers/nvmem/ |
| H A D | rockchip-efuse.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Rockchip eFuse Driver 6 * Author: Caesar Wang <wxt@rock-chips.com> 14 #include <linux/nvmem-provider.h> 58 struct rockchip_efuse_chip *efuse = context; in rockchip_rk3288_efuse_read() local 62 ret = clk_prepare_enable(efuse->clk); in rockchip_rk3288_efuse_read() 64 dev_err(efuse->dev, "failed to prepare/enable efuse clk\n"); in rockchip_rk3288_efuse_read() 68 writel(RK3288_LOAD | RK3288_PGENB, efuse->base + REG_EFUSE_CTRL); in rockchip_rk3288_efuse_read() 70 while (bytes--) { in rockchip_rk3288_efuse_read() 71 writel(readl(efuse->base + REG_EFUSE_CTRL) & in rockchip_rk3288_efuse_read() [all …]
|
| H A D | zynqmp_nvmem.c | 1 // SPDX-License-Identifier: GPL-2.0+ 4 * Copyright (C) 2022 - 2023, Advanced Micro Devices, Inc. 7 #include <linux/dma-mapping.h> 9 #include <linux/nvmem-provider.h> 12 #include <linux/firmware/xlnx-zynqmp.h> 32 * efuse access type 40 * struct xilinx_efuse - the basic structure 42 * @size: read/write word count 44 * @flag: 0 - represents efuse read and 1- represents efuse write 45 * @pufuserfuse:0 - represents non-puf efuses, offset is used for read/write [all …]
|
| H A D | jz4780-efuse.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * JZ4780 EFUSE Memory Support driver 10 * Currently supports JZ4780 efuse which has 8K programmable bit. 11 * Efuse is separated into seven segments as below: 13 * ----------------------------------------------------------------------- 15 * ----------------------------------------------------------------------- 27 #include <linux/nvmem-provider.h> 72 struct jz4780_efuse *efuse = context; in jz4780_efuse_read() local 75 size_t start = offset & ~(JZ_EFU_READ_SIZE - 1); in jz4780_efuse_read() 77 - offset); in jz4780_efuse_read() [all …]
|
| H A D | meson-efuse.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Amlogic Meson GX eFuse Driver 11 #include <linux/nvmem-provider.h> 42 { .compatible = "amlogic,meson-gxbb-efuse", }, 49 struct device *dev = &pdev->dev; in meson_efuse_probe() 54 unsigned int size; in meson_efuse_probe() local 56 of_parse_phandle(pdev->dev.of_node, "secure-monitor", 0); in meson_efuse_probe() 59 dev_err(&pdev->dev, "no secure-monitor node\n"); in meson_efuse_probe() 60 return -ENODEV; in meson_efuse_probe() 65 return -EPROBE_DEFER; in meson_efuse_probe() [all …]
|
| H A D | mtk-efuse.c | 1 // SPDX-License-Identifier: GPL-2.0-only 4 * Author: Andrew-CT Chen <andrew-ct.chen@mediatek.com> 11 #include <linux/nvmem-provider.h> 27 void __iomem *addr = priv->base + reg; in mtk_reg_read() 51 size_t sz = strlen(cell->name); in mtk_efuse_fixup_dt_cell_info() 55 * a number with range [0-7] (max 3 bits): post process to use in mtk_efuse_fixup_dt_cell_info() 56 * it in OPP tables to describe supported-hw. in mtk_efuse_fixup_dt_cell_info() 58 if (cell->nbits <= 3 && in mtk_efuse_fixup_dt_cell_info() 59 strncmp(cell->name, "gpu-speedbin", min(sz, strlen("gpu-speedbin"))) == 0) in mtk_efuse_fixup_dt_cell_info() 60 cell->read_post_process = mtk_efuse_gpu_speedbin_pp; in mtk_efuse_fixup_dt_cell_info() [all …]
|
| H A D | uniphier-efuse.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * UniPhier eFuse driver 12 #include <linux/nvmem-provider.h> 27 *val++ = readb(priv->base + reg + offs); in uniphier_reg_read() 34 struct device *dev = &pdev->dev; in uniphier_efuse_probe() 42 return -ENOMEM; in uniphier_efuse_probe() 44 priv->base = devm_platform_get_and_ioremap_resource(pdev, 0, &res); in uniphier_efuse_probe() 45 if (IS_ERR(priv->base)) in uniphier_efuse_probe() 46 return PTR_ERR(priv->base); in uniphier_efuse_probe() 52 econfig.size = resource_size(res); in uniphier_efuse_probe() [all …]
|
| /linux/drivers/net/wireless/realtek/rtw88/ |
| H A D | efuse.c | 1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause 2 /* Copyright(c) 2018-2019 Realtek Corporation 8 #include "efuse.h" 31 /* efuse header format 37 * word_en: 4 bits each word. 0 -> write; 1 -> not write 43 u32 physical_size = rtwdev->efuse.physical_size; in rtw_dump_logical_efuse_map() 44 u32 protect_size = rtwdev->efuse.protect_size; in rtw_dump_logical_efuse_map() 45 u32 logical_size = rtwdev->efuse.logical_size; in rtw_dump_logical_efuse_map() 52 for (phy_idx = 0; phy_idx < physical_size - protect_size;) { in rtw_dump_logical_efuse_map() 59 /* 2-byte header format */ in rtw_dump_logical_efuse_map() [all …]
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | keystone-netcp.txt | 6 switch sub-module to send and receive packets. NetCP also includes a packet 13 includes a 3-port Ethernet switch sub-module capable of 10Gb/s and 1Gb/s rates 16 Keystone NetCP driver has a plug-in module architecture where each of the NetCP 17 sub-modules exist as a loadable kernel module which plug in to the netcp core. 18 These sub-modules are represented as "netcp-devices" in the dts bindings. It is 19 mandatory to have the ethernet switch sub-module for the ethernet interface to 20 be operational. Any other sub-module like the PA is optional. 24 ----------------------------- 26 ----------------------------- 28 |-> NetCP Devices -> | [all …]
|
| /linux/Documentation/devicetree/bindings/soc/socionext/ |
| H A D | socionext,uniphier-soc-glue-debug.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/soc/socionext/socionext,uniphier-soc-glue-debug.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Socionext UniPhier SoC-glue logic debug part 10 - Kunihiko Hayashi <hayashi.kunihiko@socionext.com> 13 SoC-glue logic debug part implemented on Socionext UniPhier SoCs is 20 - enum: 21 - socionext,uniphier-ld4-soc-glue-debug 22 - socionext,uniphier-pro4-soc-glue-debug [all …]
|
| /linux/arch/arm/boot/dts/socionext/ |
| H A D | uniphier-pro5.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 5 // Copyright (C) 2015-2016 Socionext Inc. 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 compatible = "socionext,uniphier-pro5"; 12 #address-cells = <1>; 13 #size-cells = <1>; 16 #address-cells = <1>; 17 #size-cells = <0>; 21 compatible = "arm,cortex-a9"; 24 enable-method = "psci"; [all …]
|
| /linux/Documentation/devicetree/bindings/phy/ |
| H A D | mediatek,xsphy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: MediaTek XS-PHY Controller 11 - Chunfeng Yun <chunfeng.yun@mediatek.com> 14 The XS-PHY controller supports physical layer functionality for USB3.1 18 ---------------------------------- 45 pattern: "^xs-phy@[0-9a-f]+$" 49 - enum: 50 - mediatek,mt3611-xsphy [all …]
|
| H A D | mediatek,tphy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: MediaTek T-PHY Controller 11 - Chunfeng Yun <chunfeng.yun@mediatek.com> 14 The T-PHY controller supports physical layer functionality for a number of 17 Layout differences of banks between T-PHY V1 (mt8173/mt2701) and 18 T-PHY V2 (mt2712) / V3 (mt8195) when works on USB mode: 19 ----------------------------------- 67 pattern: "^t-phy(@[0-9a-f]+)?$" [all …]
|
| /linux/drivers/soc/tegra/fuse/ |
| H A D | fuse-tegra.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2013-2023, NVIDIA CORPORATION. All rights reserved. 13 #include <linux/nvmem-consumer.h> 14 #include <linux/nvmem-provider.h> 54 { .compatible = "nvidia,tegra20-car", }, 55 { .compatible = "nvidia,tegra30-car", }, 56 { .compatible = "nvidia,tegra114-car", }, 57 { .compatible = "nvidia,tegra124-car", }, 58 { .compatible = "nvidia,tegra132-car", }, 59 { .compatible = "nvidia,tegra210-car", }, [all …]
|
| /linux/arch/arm/boot/dts/ti/keystone/ |
| H A D | keystone-k2e-netcp.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2015-2017 Texas Instruments Incorporated - https://www.ti.com/ 9 compatible = "ti,keystone-navigator-qmss"; 10 dma-coherent; 11 #address-cells = <1>; 12 #size-cells = <1>; 15 queue-range = <0 0x2000>; 20 #address-cells = <1>; 21 #size-cells = <1>; 24 managed-queues = <0 0x2000>; [all …]
|
| H A D | keystone-k2l-netcp.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2015-2017 Texas Instruments Incorporated - https://www.ti.com/ 9 compatible = "ti,keystone-navigator-qmss"; 10 dma-coherent; 11 #address-cells = <1>; 12 #size-cells = <1>; 15 queue-range = <0 0x2000>; 20 #address-cells = <1>; 21 #size-cells = <1>; 24 managed-queues = <0 0x2000>; [all …]
|
| H A D | keystone-k2hk-netcp.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (C) 2015-2017 Texas Instruments Incorporated - https://www.ti.com/ 9 compatible = "ti,keystone-navigator-qmss"; 10 dma-coherent; 11 #address-cells = <1>; 12 #size-cells = <1>; 15 queue-range = <0 0x4000>; 20 #address-cells = <1>; 21 #size-cells = <1>; 24 managed-queues = <0 0x2000>; [all …]
|