| /linux/arch/arm64/boot/dts/xilinx/ |
| H A D | zynqmp-zc1751-xm015-dc1.dts | 3 * dts file for Xilinx ZynqMP zc1751-xm015-dc1 20 model = "ZynqMP zc1751-xm015-dc1 RevA"; 364 spi-max-frequency = <108000000>; /* Based on DC1 spec */
|
| H A D | zynqmp-zc1254-revA.dts | 50 spi-max-frequency = <108000000>; /* Based on DC1 spec */
|
| H A D | zynqmp-zc1232-revA.dts | 49 spi-max-frequency = <108000000>; /* Based on DC1 spec */
|
| H A D | zynqmp-zc1751-xm018-dc4.dts | 182 spi-max-frequency = <108000000>; /* Based on DC1 spec */
|
| /linux/Documentation/devicetree/bindings/display/panel/ |
| H A D | feiyang,fy07024di26a30d.yaml | 24 description: analog regulator dc1 switch
|
| /linux/drivers/staging/fbtft/ |
| H A D | fb_ili9320.c | 83 /* DC1[2:0], DC0[2:0], VC[2:0] */ in init_display() 98 /* R11h=0x0031 at VCI=3.3V DC1[2:0], DC0[2:0], VC[2:0] */ in init_display()
|
| H A D | fb_ili9325.c | 111 write_reg(par, 0x0011, 0x0007); /* DC1[2:0], DC0[2:0], VC[2:0] */ in init_display() 117 write_reg(par, 0x0011, 0x220 | vc); /* DC1[2:0], DC0[2:0], VC[2:0] */ in init_display()
|
| /linux/drivers/pmdomain/imx/ |
| H A D | scu-pd.c | 231 { "dc1", IMX_SC_R_DC_1, 1, false, 0 }, 232 { "dc1-pll", IMX_SC_R_DC_1_PLL_0, 2, true, 0 }, 233 { "dc1-video", IMX_SC_R_DC_1_VIDEO0, 2, true, 0 },
|
| /linux/arch/s390/kernel/ |
| H A D | ebcdic.c | 26 /*10 DLE DC1 DC2 DC3 DC4 NAK SYN ETB */ 98 /* 0x10 DLE DC1 DC2 DC3 -RES -NL BS -POC 175 /*10 DLE DC1 DC2 DC3 DC4 NAK SYN ETB */ 247 /* 0x10 DLE DC1 DC2 DC3 -RES -NL BS -POC
|
| /linux/drivers/regulator/ |
| H A D | rc5t583-regulator.c | 84 RC5T583_REG(DC1, DC1CTL, 0, DC1CTL, 1, 0x7F, 700, 1500, 12500, 14),
|
| /linux/include/linux/mfd/wm831x/ |
| H A D | regulator.h | 300 * R16470 (0x4056) - DC1 Control 1 324 * R16471 (0x4057) - DC1 Control 2 348 * R16472 (0x4058) - DC1 ON Config 361 * R16473 (0x4059) - DC1 SLEEP Control 374 * R16474 (0x405A) - DC1 DVS Control
|
| /linux/drivers/mfd/ |
| H A D | rc5t583.c | 38 DEEPSLEEP_INIT(DC1, SLPSEQ1, 4),
|
| /linux/Documentation/devicetree/bindings/mfd/ |
| H A D | x-powers,axp152.yaml | 280 …"^(([a-f])?ldo[0-9]|dcdc[0-7a-e]|ldo(_|-)io(0|1)|(dc1)?sw|rtc(_|-)ldo|cpusldo|drivevbus|dc5ldo|boo…
|
| /linux/arch/m68k/ifpsp060/src/ |
| H A D | itest.S | 1464 cas2.l %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) 1497 cas2.l %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) 1530 cas2.l %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) 1563 cas2.l %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) 1598 cas2.l %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) 1633 cas2.l %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) 1668 cas2.l %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) 1703 cas2.l %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) 1738 cas2.l %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) 1774 cas2.w %d1:%d2,%d3:%d4,(%a0):(%a1) # Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) [all …]
|
| H A D | isp.S | 2761 set DC1, EXC_TEMP+0x8 2797 andi.w &0x7,%d0 # extract Dc1 2799 mov.w %d0,DC1(%a6) 2862 mov.w DC1(%a6),%d2 # fetch Dc1 2893 mov.w DC1(%a6),%d2 # fetch Dc1
|
| /linux/lib/crypto/x86/ |
| H A D | curve25519.h | 992 u64 *dc1; in point_add_and_double() local 1009 dc1 = tmp1 + (u32)8U; in point_add_and_double() 1010 fsqr2(dc1, ab1, tmp2); in point_add_and_double() 1019 fmul2(nq, dc1, ab1, tmp2); in point_add_and_double()
|
| /linux/drivers/gpu/drm/meson/ |
| H A D | meson_drv.c | 158 /* Slave dc1 connected to master port 1 */ in meson_vpu_init()
|
| /linux/drivers/media/platform/chips-media/coda/ |
| H A D | coda-jpeg.c | 750 /* Store Huffman lookup tables in AC0, AC1, DC0, DC1 order */ in coda9_jpeg_load_huff_tab() 780 /* Write Huffman size/code lookup tables in AC0, AC1, DC0, DC1 order */ in coda9_jpeg_write_huff_tab()
|
| /linux/arch/arm/boot/dts/nvidia/ |
| H A D | tegra30-colibri.dtsi | 692 lcd-dc1-pd2 {
|
| H A D | tegra30-apalis.dtsi | 802 lcd-dc1-pd2 {
|
| H A D | tegra30-apalis-v1.1.dtsi | 811 lcd-dc1-pd2 {
|
| /linux/drivers/memory/tegra/ |
| H A D | tegra210.c | 1186 { .name = "dc1", .swgroup = TEGRA_SWGROUP_DC1, .reg = 0xa88 },
|
| /linux/Documentation/admin-guide/media/ |
| H A D | bttv.rst | 1032 - DC1+ (ISA)
|
| /linux/drivers/gpu/drm/tegra/ |
| H A D | dc.c | 3135 * On Tegra20, DC1 requires DC0 to be taken out of reset in order to in tegra_dc_couple()
|