/linux/Documentation/devicetree/bindings/media/ |
H A D | brcm,bcm2835-unicam.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/media/brcm,bcm2835-unicam.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Raspberry Pi Kernel Maintenance <kernel-list@raspberrypi.com> 12 description: |- 14 CSI-2 or CCP2 data from image sensors or similar devices. 26 const: brcm,bcm2835-unicam 30 - description: Unicam block. 31 - description: Clock Manager Image (CMI) block. [all …]
|
H A D | ti,cal.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Benoit Parrot <bparrot@ti.com> 12 description: |- 15 processing capability to connect CSI2 image-sensor modules to the 24 - ti,dra72-cal 26 - ti,dra72-pre-es2-cal 28 - ti,dra76-cal 30 - ti,am654-cal [all …]
|
H A D | rockchip-isp1.yaml | 1 # SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 --- 4 $id: http://devicetree.org/schemas/media/rockchip-isp1.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Helen Koike <helen.koike@collabora.com> 19 - fsl,imx8mp-isp 20 - rockchip,px30-cif-isp 21 - rockchip,rk3399-cif-isp 30 interrupt-names: 32 - const: isp [all …]
|
H A D | cdns,csi2rx.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Cadence MIPI-CSI2 RX controller 10 - Maxime Ripard <mripard@kernel.org> 13 The Cadence MIPI-CSI2 RX controller is a CSI-2 bridge supporting up to 4 CSI 14 lanes in input, and 4 different pixel streams in output. 19 - enum: 20 - starfive,jh7110-csi2rx 21 - ti,j721e-csi2rx [all …]
|
/linux/arch/arm64/boot/dts/ti/ |
H A D | k3-j722s-evm-csi2-quad-rpi-cam-imx219.dtso | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * DT Overlay for 4 x RPi Camera V2.1 on J722S-EVM board. 5 * Copyright (C) 2025 Texas Instruments Incorporated - https://www.ti.com/ 7 * Schematics: https://datasheets.raspberrypi.com/camera/camera-v2-schematics.pdf 10 /dts-v1/; 13 #include <dt-bindings/gpio/gpio.h> 14 #include "k3-pinctrl.h" 17 cam0_reset_pins_default: cam0-default-reset-pins { 18 pinctrl-single,pins = < 23 cam1_reset_pins_default: cam1-default-reset-pins { [all …]
|
H A D | k3-j722s-evm-csi2-quad-tevi-ov5640.dtso | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 3 * DT Overlay for 4 x TEVI OV5640 MIPI Camera module on J722S-EVM board. 5 * Copyright (C) 2025 Texas Instruments Incorporated - https://www.ti.com/ 8 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include "k3-pinctrl.h" 15 cam0_reset_pins_default: cam0-default-reset-pins { 16 pinctrl-single,pins = < 21 cam1_reset_pins_default: cam1-default-reset-pins { 22 pinctrl-single,pins = < [all …]
|
H A D | k3-j721e-sk-csi2-dual-imx219.dtso | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 4 * on J721E SK, AM68 SK or AM69-SK board. 5 * https://datasheets.raspberrypi.org/camera/camera-v2-schematic.pdf 7 * Copyright (C) 2024 Texas Instruments Incorporated - https://www.ti.com/ 10 /dts-v1/; 13 #include <dt-bindings/gpio/gpio.h> 14 #include "k3-pinctrl.h" 17 clk_imx219_fixed: imx219-xclk { 18 compatible = "fixed-clock"; 19 #clock-cells = <0>; [all …]
|
/linux/arch/arm64/boot/dts/renesas/ |
H A D | r8a779a0-falcon-csi-dsi.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 * Device Tree Source for the Falcon CSI/DSI sub-board 8 #include <dt-bindings/media/video-interfaces.h> 14 #address-cells = <1>; 15 #size-cells = <0>; 21 clock-lanes = <0>; 22 data-lanes = <1 2 3 4>; 23 remote-endpoint = <&max96712_out0>; 33 #address-cells = <1>; 34 #size-cells = <0>; [all …]
|
H A D | hihope-rzg2-ex-aistarvision-mipi-adapter-2.1.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 10 #include "aistarvision-mipi-adapter-2.1.dtsi" 18 clock-lanes = <0>; 19 data-lanes = <1 2>; 20 remote-endpoint = <&ov5645_ep>; 32 clock-lanes = <0>; 33 data-lanes = <1 2>; 34 remote-endpoint = <&imx219_ep>; 41 pinctrl-0 = <&i2c3_pins>; 42 pinctrl-names = "default"; [all …]
|
H A D | white-hawk-csi-dsi.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 * Device Tree Source for the White Hawk CSI/DSI sub-board 8 #include <dt-bindings/media/video-interfaces.h> 14 #address-cells = <1>; 15 #size-cells = <0>; 21 bus-type = <MEDIA_BUS_TYPE_CSI2_CPHY>; 22 clock-lanes = <0>; 23 data-lanes = <1 2 3>; 24 line-orders = <MEDIA_BUS_CSI2_CPHY_LINE_ORDER_ABC 27 remote-endpoint = <&max96712_out0>; [all …]
|
H A D | r8a774c0-ek874-mipi-2.1.dts | 1 // SPDX-License-Identifier: GPL-2.0 4 * connected with aistarvision-mipi-v2-adapter board 9 /dts-v1/; 10 #include "r8a774c0-ek874.dts" 13 #include "aistarvision-mipi-adapter-2.1.dtsi" 16 …model = "Silicon Linux RZ/G2E evaluation kit EK874 (CAT874 + CAT875) with aistarvision-mipi-v2-ada… 17 compatible = "si-linux,cat875", "si-linux,cat874", "renesas,r8a774c0"; 38 clock-lanes = <0>; 39 data-lanes = <1 2>; 40 remote-endpoint = <&ov5645_ep>; [all …]
|
/linux/drivers/media/platform/ti/omap3isp/ |
H A D | ispcsiphy.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * TI OMAP3 ISP - CSI PHY module 30 regmap_read(phy->isp->syscon, phy->isp->syscon_offset, ®); in csiphy_routing_cfg_3630() 54 /* Select data/clock or data/strobe mode for CCP2 */ in csiphy_routing_cfg_3630() 66 regmap_write(phy->isp->syscon, phy->isp->syscon_offset, reg); in csiphy_routing_cfg_3630() 80 regmap_write(phy->isp->syscon, phy->isp->syscon_offset, 0); in csiphy_routing_cfg_3430() 87 regmap_write(phy->isp->syscon, phy->isp->syscon_offset, csirxfe); in csiphy_routing_cfg_3430() 95 * @ccp2_strobe: false: data/clock, true: data/strobe 99 * and 3630, so they will not hold their contents in off-mode. This isn't an 106 if (phy->isp->phy_type == ISP_PHY_TYPE_3630 && on) in csiphy_routing_cfg() [all …]
|
/linux/net/ethtool/ |
H A D | linkmodes.c | 1 // SPDX-License-Identifier: GPL-2.0-only 32 struct linkmodes_reply_data *data = LINKMODES_REPDATA(reply_base); in linkmodes_prepare_data() local 33 struct net_device *dev = reply_base->dev; in linkmodes_prepare_data() 36 data->lsettings = &data->ksettings.base; in linkmodes_prepare_data() 42 ret = __ethtool_get_link_ksettings(dev, &data->ksettings); in linkmodes_prepare_data() 48 if (!dev->ethtool_ops->cap_link_lanes_supported) in linkmodes_prepare_data() 49 data->ksettings.lanes = 0; in linkmodes_prepare_data() 51 data->peer_empty = in linkmodes_prepare_data() 52 bitmap_empty(data->ksettings.link_modes.lp_advertising, in linkmodes_prepare_data() 63 const struct linkmodes_reply_data *data = LINKMODES_REPDATA(reply_base); in linkmodes_reply_size() local [all …]
|
/linux/Documentation/devicetree/bindings/media/xilinx/ |
H A D | xlnx,csi2rxss.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Xilinx MIPI CSI-2 Receiver Subsystem 10 - Vishal Sagar <vishal.sagar@amd.com> 13 The Xilinx MIPI CSI-2 Receiver Subsystem is used to capture MIPI CSI-2 15 video data for image processing. 16 The subsystem consists of a MIPI D-PHY in slave mode which captures the 17 data packets. This is passed along the MIPI CSI-2 Rx IP which extracts the 18 packet data. The optional Video Format Bridge (VFB) converts this data to [all …]
|
/linux/drivers/video/fbdev/omap2/omapfb/dss/ |
H A D | hdmi_common.c | 1 // SPDX-License-Identifier: GPL-2.0 18 prop = of_find_property(ep, "lanes", &len); in hdmi_parse_lanes_of() 20 u32 lanes[8]; in hdmi_parse_lanes_of() local 22 if (len / sizeof(u32) != ARRAY_SIZE(lanes)) { in hdmi_parse_lanes_of() 23 dev_err(&pdev->dev, "bad number of lanes\n"); in hdmi_parse_lanes_of() 24 return -EINVAL; in hdmi_parse_lanes_of() 27 r = of_property_read_u32_array(ep, "lanes", lanes, in hdmi_parse_lanes_of() 28 ARRAY_SIZE(lanes)); in hdmi_parse_lanes_of() 30 dev_err(&pdev->dev, "failed to read lane data\n"); in hdmi_parse_lanes_of() 34 r = hdmi_phy_parse_lanes(phy, lanes); in hdmi_parse_lanes_of() [all …]
|
/linux/drivers/gpu/drm/omapdrm/dss/ |
H A D | hdmi_common.c | 1 // SPDX-License-Identifier: GPL-2.0 18 prop = of_find_property(ep, "lanes", &len); in hdmi_parse_lanes_of() 20 u32 lanes[8]; in hdmi_parse_lanes_of() local 22 if (len / sizeof(u32) != ARRAY_SIZE(lanes)) { in hdmi_parse_lanes_of() 23 dev_err(&pdev->dev, "bad number of lanes\n"); in hdmi_parse_lanes_of() 24 return -EINVAL; in hdmi_parse_lanes_of() 27 r = of_property_read_u32_array(ep, "lanes", lanes, in hdmi_parse_lanes_of() 28 ARRAY_SIZE(lanes)); in hdmi_parse_lanes_of() 30 dev_err(&pdev->dev, "failed to read lane data\n"); in hdmi_parse_lanes_of() 34 r = hdmi_phy_parse_lanes(phy, lanes); in hdmi_parse_lanes_of() [all …]
|
/linux/drivers/net/ethernet/mellanox/mlx5/core/ |
H A D | port.c | 2 * Copyright (c) 2013-2015, Mellanox Technologies. All rights reserved. 14 * - Redistributions of source code must retain the above 18 * - Redistributions in binary form must reproduce the above 43 int err = -ENOMEM; in mlx5_access_reg() 46 void *data; in mlx5_access_reg() local 53 data = MLX5_ADDR_OF(access_register_in, in, register_data); in mlx5_access_reg() 54 memcpy(data, data_in, size_in); in mlx5_access_reg() 67 data = MLX5_ADDR_OF(access_register_out, out, register_data); in mlx5_access_reg() 68 memcpy(data_out, data, size_out); in mlx5_access_reg() 315 return -EIO; in mlx5_query_module_id() [all …]
|
/linux/tools/perf/pmu-events/arch/x86/skylakex/ |
H A D | uncore-io.json | 13 …data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 re… 29 …data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 re… 44 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 0-3", 55 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 0", 66 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 1", 77 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 2", 88 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 3", 147 "BriefDescription": "PCIe Completion Buffer occupancy of completions with data: Part 0-3", 157 "BriefDescription": "PCIe Completion Buffer occupancy of completions with data: Part 0", 167 "BriefDescription": "PCIe Completion Buffer occupancy of completions with data: Part 1", [all …]
|
/linux/tools/perf/pmu-events/arch/x86/cascadelakex/ |
H A D | uncore-io.json | 13 …data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 re… 29 …data made by IIO Part0 to a unit on the main die (generally memory). In the general case, Part0 re… 44 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 0-3", 55 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 0", 66 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 1", 77 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 2", 88 "BriefDescription": "PCIe Completion Buffer Inserts of completions with data: Part 3", 147 "BriefDescription": "PCIe Completion Buffer occupancy of completions with data: Part 0-3", 157 "BriefDescription": "PCIe Completion Buffer occupancy of completions with data: Part 0", 167 "BriefDescription": "PCIe Completion Buffer occupancy of completions with data: Part 1", [all …]
|
/linux/Documentation/devicetree/bindings/display/mediatek/ |
H A D | mediatek,dp.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chun-Kuang Hu <chunkuang.hu@kernel.org> 11 - Jitao shi <jitao.shi@mediatek.com> 24 - mediatek,mt8188-dp-tx 25 - mediatek,mt8188-edp-tx 26 - mediatek,mt8195-dp-tx 27 - mediatek,mt8195-edp-tx 32 nvmem-cells: [all …]
|
/linux/Documentation/devicetree/bindings/media/i2c/ |
H A D | thine,thp7312.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 4 --- 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Paul Elder <paul.elder@@ideasonboard.com> 17 MIPI CSI-2 and parallel interfaces. It can also output on either MIPI CSI-2 19 interleaved data streams with data types or multiple virtual channel 23 - $ref: /schemas/media/video-interface-devices.yaml# 36 thine,boot-mode: 43 0 is for the SPI/2-wire slave boot, 1 is for the SPI master boot (from 46 reset-gpios: [all …]
|
H A D | ovti,ov7251.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 The Omnivision OV7251 is a 1/7.5-Inch CMOS active pixel digital image sensor 15 - Todor Tomov <todor.too@gmail.com> 27 clock-names: 30 clock-frequency: 33 vdda-supply: 36 vddd-supply: 39 vdddo-supply: [all …]
|
H A D | st,st-vgxy61.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/media/i2c/st,st-vgxy61.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 - Benjamin Mugnier <benjamin.mugnier@foss.st.com> 12 - Sylvain Petinot <sylvain.petinot@foss.st.com> 14 description: |- 15 STMicroelectronics VGxy61 family has a CSI-2 output port. CSI-2 output is a 16 quad lanes 800Mbps per lane. 19 - VG5661 and VG6661 are 1.6 Mpx (1464 x 1104) monochrome and color sensors. [all …]
|
/linux/drivers/nubus/ |
H A D | proc.c | 1 // SPDX-License-Identifier: GPL-2.0 4 By David Huggins-Daines <dhd@debian.org> 43 fres->board->slot, fres->category, fres->type, in nubus_devices_proc_show() 44 fres->dr_sw, fres->dr_hw, fres->board->slot_addr); in nubus_devices_proc_show() 60 snprintf(name, sizeof(name), "%x", board->slot); in nubus_proc_add_board() 64 /* The PDE private data for any directory under /proc/bus/nubus/x/ 73 int lanes = board->lanes; in nubus_proc_add_rsrc_dir() local 77 snprintf(name, sizeof(name), "%x", ent->type); in nubus_proc_add_rsrc_dir() 79 return proc_mkdir_data(name, 0555, procdir, (void *)lanes); in nubus_proc_add_rsrc_dir() 82 /* The PDE private data for a file under /proc/bus/nubus/x/ is a pointer to [all …]
|
/linux/Documentation/devicetree/bindings/display/bridge/ |
H A D | ti,sn65dsi83.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Marek Vasut <marex@denx.de> 13 Texas Instruments SN65DSI83 1x Single-link MIPI DSI 14 to 1x Single-link LVDS 16 Texas Instruments SN65DSI84 1x Single-link MIPI DSI 17 to 1x Dual-link or 2x Single-link LVDS 23 - ti,sn65dsi83 24 - ti,sn65dsi84 [all …]
|