Home
last modified time | relevance | path

Searched full:csi1 (Results 1 – 25 of 39) sorted by relevance

12

/linux/drivers/phy/mediatek/
H A Dphy-mtk-mipi-csi-0-5-rx-reg.h11 * CSI1 and CSI2 are identical, and similar to CSI0. All CSIX macros are
13 * macro names using CSI0 and CSI1, the latter being applicable to CSI1 and
/linux/Documentation/devicetree/bindings/media/
H A Dallwinner,sun4i-a10-csi.yaml20 - const: allwinner,sun4i-a10-csi1
23 - const: allwinner,sun7i-a20-csi1
24 - const: allwinner,sun4i-a10-csi1
H A Dallwinner,sun6i-a31-isp.yaml49 description: CSI1 input port
H A Dti,omap3isp.txt35 CSI1 -- CSIb on 3430
H A Dbrcm,bcm2835-unicam.yaml108 csi1: csi@7e801000 {
H A Dallwinner,sun6i-a31-csi.yaml108 csi1: csi@1cb4000 {
/linux/Documentation/devicetree/bindings/soc/imx/
H A Dfsl,imx8mp-media-blk-ctrl.yaml42 - const: mipi-csi1
117 power-domain-names = "bus", "mipi-dsi1", "mipi-csi1", "lcdif1", "isi",
/linux/arch/arm/boot/dts/allwinner/
H A Dsun4i-a10.dtsi626 csi1: csi@1c1d000 { label
627 compatible = "allwinner,sun4i-a10-csi1";
683 csi1_8bits_pg_pins: csi1-8bits-pg-pins {
687 function = "csi1";
691 csi1_24bits_ph_pins: csi1-24bits-ph-pins {
698 function = "csi1";
702 csi1_clk_pg_pin: csi1-clk-pg-pin {
704 function = "csi1";
H A Dsun7i-a20.dtsi733 csi1: csi@1c1d000 { label
734 compatible = "allwinner,sun7i-a20-csi1",
735 "allwinner,sun4i-a10-csi1";
818 csi1_8bits_pg_pins: csi1-8bits-pg-pins {
822 function = "csi1";
826 csi1_24bits_ph_pins: csi1-24bits-ph-pins {
833 function = "csi1";
837 csi1_clk_pg_pin: csi1-clk-pg-pin {
839 function = "csi1";
H A Dsun8i-v3s.dtsi384 csi1_8bit_pins: csi1-8bit-pins {
392 csi1_mclk_pin: csi1-mclk-pin {
659 csi1: camera@1cb4000 { label
H A Dsun8i-s3-pinecube.dts61 &csi1 {
H A Dsun7i-a20-olinuxino-lime2.dts246 regulator-name = "vddio-csi1";
/linux/drivers/media/platform/ti/omap3isp/
H A Dispccp2.c115 /* Reset the CSI1/CCP2B and wait for reset to complete */ in ccp2_reset()
205 * Returns -EIO if strobe is chosen in CSI1 mode, or 0 on success.
282 * and configure CSI1/CCP2 logical channel
432 * CSI1/CCP2 memory input.
858 /* Enable CSI1/CCP2 interface */ in ccp2_s_stream()
892 /* Disable CSI1/CCP2 interface */ in ccp2_s_stream()
1137 * On the OMAP34xx the CSI1 receiver is operated in the CSIb IO in omap3isp_ccp2_init()
H A Domap3isp.h92 * ISP_CCP2_MODE_MIPI - MIPI-CSI1 mode
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm2835-rpi.dtsi36 &csi1 {
/linux/Documentation/devicetree/bindings/display/imx/
H A Dfsl,imx6q-ipu.yaml60 description: CSI1
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-debix-som-a-bmb-08.dts66 reg_csi1_1v8: regulator-csi1-vdd1v8 {
76 reg_csi1_3v3: regulator-csi1-vdd3v3 {
H A Dimx8mq-nitrogen.dts421 /* Clock for both CSI1 and CSI2 */
H A Dimx8mq-librem5.dtsi312 &csi1 {
392 /* CLKO2 for cameras on both CSI1 and CSI2 */
/linux/drivers/pmdomain/imx/
H A Dscu-pd.c273 { "img-csi1", IMX_SC_R_CSI_1, 1, false, 0 },
274 { "img-csi1-i2c0", IMX_SC_R_CSI_1_I2C_0, 1, false, 0 },
275 { "img-csi1-pwm0", IMX_SC_R_CSI_1_PWM_0, 1, false, 0 },
/linux/drivers/soc/sunxi/
H A Dsunxi_mbus.c32 "allwinner,sun4i-a10-csi1",
/linux/arch/arm64/boot/dts/hisilicon/
H A Dhikey960-pinctrl.dtsi43 csi1_pwd_n_pmx_func: csi1-pwd-n-pins {
393 csi1_pwd_n_cfg_func: csi1-pwd-n-cfg-pins {
/linux/drivers/media/platform/sunxi/sun4i-csi/
H A Dsun4i_csi.c301 { .compatible = "allwinner,sun4i-a10-csi1", .data = &sun4i_a10_csi1_traits },
/linux/include/media/
H A Dv4l2-fwnode.h33 * Interface version 1 (MIPI CSI1) or Standard
/linux/drivers/clk/sunxi-ng/
H A Dccu-sun4i-a10.c366 static SUNXI_CCU_GATE(ahb_csi1_clk, "ahb-csi1", "ahb",
659 static SUNXI_CCU_GATE(dram_csi1_clk, "dram-csi1", "pll-ddr",
763 static SUNXI_CCU_M_WITH_MUX_TABLE_GATE(csi1_clk, "csi1",

12