Home
last modified time | relevance | path

Searched full:ch2 (Results 1 – 25 of 112) sorted by relevance

12345

/linux/sound/soc/codecs/
H A Dtas571x.c497 BIQUAD_COEFS("CH2 - Biquad 0", TAS5707_CH2_BQ0_REG),
498 BIQUAD_COEFS("CH2 - Biquad 1", TAS5707_CH2_BQ1_REG),
499 BIQUAD_COEFS("CH2 - Biquad 2", TAS5707_CH2_BQ2_REG),
500 BIQUAD_COEFS("CH2 - Biquad 3", TAS5707_CH2_BQ3_REG),
501 BIQUAD_COEFS("CH2 - Biquad 4", TAS5707_CH2_BQ4_REG),
502 BIQUAD_COEFS("CH2 - Biquad 5", TAS5707_CH2_BQ5_REG),
503 BIQUAD_COEFS("CH2 - Biquad 6", TAS5707_CH2_BQ6_REG),
580 SOC_DOUBLE_R_RANGE("CH2 Mixer Volume",
603 BIQUAD_COEFS("CH2 - Biquad 0", TAS5717_CH2_BQ0_REG),
604 BIQUAD_COEFS("CH2 - Biquad 1", TAS5717_CH2_BQ1_REG),
[all …]
H A Dnau8540.c224 SOC_DAPM_ENUM("Digital CH2 Select", digital_ch2_enum);
337 SND_SOC_DAPM_PGA_S("ADC CH2", 2, NAU8540_REG_ANALOG_PWR, 1, 0,
348 SND_SOC_DAPM_MUX("Digital CH2 Mux",
369 {"ADC CH2", NULL, "Precharge"},
374 {"ADC CH2", NULL, "MICBIAS1"},
379 {"Digital CH1 Mux", "ADC channel 2", "ADC CH2"},
383 {"Digital CH2 Mux", "ADC channel 1", "ADC CH1"},
384 {"Digital CH2 Mux", "ADC channel 2", "ADC CH2"},
385 {"Digital CH2 Mux", "ADC channel 3", "ADC CH3"},
386 {"Digital CH2 Mux", "ADC channel 4", "ADC CH4"},
[all …]
H A Dsta350.c442 SOC_SINGLE_TLV("Ch2 Volume", STA350_C2VOL, 0, 0xff, 1, chvol_tlv),
467 SOC_SINGLE("Ch2 Switch", STA350_MMUTE, STA350_MMUTE_C2M_SHIFT, 1, 1),
475 SOC_SINGLE("Ch2 Tone Control Bypass Switch",
479 SOC_SINGLE("Ch2 EQ Bypass Switch",
483 SOC_SINGLE("Ch2 Master Volume Bypass Switch",
488 SOC_ENUM("Ch2 Binary Output Select", sta350_binary_output_ch2_enum),
491 SOC_ENUM("Ch2 Limiter Select", sta350_limiter_ch2_enum),
536 BIQUAD_COEFS("Ch2 - Biquad 1", 20),
537 BIQUAD_COEFS("Ch2 - Biquad 2", 25),
538 BIQUAD_COEFS("Ch2 - Biquad 3", 30),
[all …]
H A Dsta32x.c447 SOC_SINGLE("Ch2 Switch", STA32X_MMUTE, 2, 1, 1),
450 SOC_SINGLE_TLV("Ch2 Volume", STA32X_C2VOL, 0, 0xff, 1, chvol_tlv),
463 SOC_SINGLE("Ch2 Tone Control Bypass Switch", STA32X_C2CFG, STA32X_CxCFG_TCB_SHIFT, 1, 0),
465 SOC_SINGLE("Ch2 EQ Bypass Switch", STA32X_C2CFG, STA32X_CxCFG_EQBP_SHIFT, 1, 0),
467 SOC_SINGLE("Ch2 Master Volume Bypass Switch", STA32X_C1CFG, STA32X_CxCFG_VBP_SHIFT, 1, 0),
470 SOC_ENUM("Ch2 Limiter Select", sta32x_limiter_ch2_enum),
503 BIQUAD_COEFS("Ch2 - Biquad 1", 20),
504 BIQUAD_COEFS("Ch2 - Biquad 2", 25),
505 BIQUAD_COEFS("Ch2 - Biquad 3", 30),
506 BIQUAD_COEFS("Ch2 - Biquad 4", 35),
[all …]
H A Dak5558.c109 SND_SOC_DAPM_ADC("ADC Ch2", NULL, AK5558_00_POWER_MANAGEMENT1, 1, 0),
126 SND_SOC_DAPM_ADC("ADC Ch2", NULL, AK5558_00_POWER_MANAGEMENT1, 1, 0),
135 {"ADC Ch2", NULL, "AIN2"},
136 {"SDTO", NULL, "ADC Ch2"},
161 {"ADC Ch2", NULL, "AIN2"},
162 {"SDTO", NULL, "ADC Ch2"},
H A Dpeb2466.c557 SND_SOC_DAPM_SUPPLY("CH2 PWR", PEB2466_CR1(2), 0, 0, NULL, 0),
562 SND_SOC_DAPM_DAC("CH2 DIN", "Playback", SND_SOC_NOPM, 0, 0),
567 SND_SOC_DAPM_SIGGEN("CH2 TG1"),
572 SND_SOC_DAPM_SIGGEN("CH2 TG2"),
612 { "CH2 DIN", NULL, "CH2 PWR" },
617 { "CH2 TG1", NULL, "CH2 PWR" },
622 { "CH2 TG2", NULL, "CH2 PWR" },
635 { "DAC2 Mixer", "TG1 Switch", "CH2 TG1" },
636 { "DAC2 Mixer", "TG2 Switch", "CH2 TG2" },
637 { "DAC2 Mixer", "Voice Switch", "CH2 DIN" },
[all …]
H A Dtlv320adcx140.c217 SOC_DAPM_ENUM("CH2 Resistor Select", in2_resistor_enum),
346 SOC_DAPM_SINGLE("Digital CH2 Switch", 0, 0, 0, 0),
410 SND_SOC_DAPM_ADC("CH2_ADC", "CH2 Capture", ADCX140_IN_CH_EN, 6, 0),
415 SND_SOC_DAPM_ADC("CH2_DIG", "CH2 Capture", ADCX140_IN_CH_EN, 6, 0),
644 SOC_SINGLE_TLV("Analog CH2 Mic Gain Volume", ADCX140_CH2_CFG1, 2, 42, 0,
663 SOC_SINGLE_TLV("Digital CH2 Out Volume", ADCX140_CH2_CFG2,
/linux/sound/soc/mediatek/mt8183/
H A Dmt8183-dai-tdm.c145 "CH0", "CH1", "CH2", "CH3",
349 {"HDMI_CH0_MUX", "CH2", "HDMI"},
358 {"HDMI_CH1_MUX", "CH2", "HDMI"},
367 {"HDMI_CH2_MUX", "CH2", "HDMI"},
376 {"HDMI_CH3_MUX", "CH2", "HDMI"},
385 {"HDMI_CH4_MUX", "CH2", "HDMI"},
394 {"HDMI_CH5_MUX", "CH2", "HDMI"},
403 {"HDMI_CH6_MUX", "CH2", "HDMI"},
412 {"HDMI_CH7_MUX", "CH2", "HDMI"},
/linux/sound/soc/mediatek/mt8192/
H A Dmt8192-dai-tdm.c137 "CH0", "CH1", "CH2", "CH3",
397 {"HDMI_CH0_MUX", "CH2", "HDMI"},
406 {"HDMI_CH1_MUX", "CH2", "HDMI"},
415 {"HDMI_CH2_MUX", "CH2", "HDMI"},
424 {"HDMI_CH3_MUX", "CH2", "HDMI"},
433 {"HDMI_CH4_MUX", "CH2", "HDMI"},
442 {"HDMI_CH5_MUX", "CH2", "HDMI"},
451 {"HDMI_CH6_MUX", "CH2", "HDMI"},
460 {"HDMI_CH7_MUX", "CH2", "HDMI"},
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dnvidia,tegra186-mc.yaml158 - const: ch2
177 - const: ch2
208 - const: ch2
250 reg-names = "sid", "broadcast", "ch0", "ch1", "ch2", "ch3";
/linux/drivers/counter/
H A Drz-mtu3-cnt.c396 struct rz_mtu3_channel *const ch2 = rz_mtu3_get_ch(counter, 1); in rz_mtu3_32bit_cnt_setting() local
405 rz_mtu3_enable(ch2); in rz_mtu3_32bit_cnt_setting()
424 struct rz_mtu3_channel *const ch2 = rz_mtu3_get_ch(counter, 1); in rz_mtu3_initialize_counter() local
442 if (!rz_mtu3_request_channel(ch2)) { in rz_mtu3_initialize_counter()
459 struct rz_mtu3_channel *const ch2 = rz_mtu3_get_ch(counter, 1); in rz_mtu3_terminate_counter() local
462 rz_mtu3_release_channel(ch2); in rz_mtu3_terminate_counter()
464 rz_mtu3_disable(ch2); in rz_mtu3_terminate_counter()
477 struct rz_mtu3_channel *const ch2 = rz_mtu3_get_ch(counter, 1); in rz_mtu3_count_enable_read() local
486 *enable = rz_mtu3_is_enabled(ch1) && rz_mtu3_is_enabled(ch2); in rz_mtu3_count_enable_read()
/linux/drivers/input/touchscreen/
H A Dmxs-lradc-ts.c161 unsigned int ch1, unsigned int ch2) in mxs_lradc_setup_ts_pressure() argument
176 writel(reg, ts->base + LRADC_CH(ch2)); in mxs_lradc_setup_ts_pressure()
185 ts->base + LRADC_CH(ch2) + STMP_OFFSET_REG_CLR); in mxs_lradc_setup_ts_pressure()
188 writel(LRADC_DELAY_TRIGGER(1 << ch1) | LRADC_DELAY_TRIGGER(1 << ch2) | in mxs_lradc_setup_ts_pressure()
194 writel(LRADC_CTRL1_LRADC_IRQ(ch2), in mxs_lradc_setup_ts_pressure()
225 unsigned int ch1, unsigned int ch2) in mxs_lradc_read_ts_pressure() argument
230 mask = LRADC_CTRL1_LRADC_IRQ(ch1) | LRADC_CTRL1_LRADC_IRQ(ch2); in mxs_lradc_read_ts_pressure()
239 m2 = mxs_lradc_ts_read_raw_channel(ts, ch2); in mxs_lradc_read_ts_pressure()
/linux/tools/perf/tests/
H A Dapi-io.c133 __u64 val2, int ch2, in do_test_get_hex() argument
151 EXPECT_EQUAL(ch, ch2); in do_test_get_hex()
214 __u64 val2, int ch2, in do_test_get_dec() argument
232 EXPECT_EQUAL(ch, ch2); in do_test_get_dec()
/linux/include/linux/iio/common/
H A Dst_sensors.h54 ch2, s, endian, rbits, sbits, addr, ext) \ argument
61 .channel2 = ch2, \
74 ch2, s, endian, rbits, sbits, addr) \ argument
76 ch2, s, endian, rbits, sbits, addr, NULL)
/linux/Documentation/devicetree/bindings/sound/
H A Daudio-iio-aux.yaml61 io-channel-names = "CH0", "CH1", "CH2", "CH3";
62 /* Invert CH1 and CH2 */
H A Dst,sta32x.txt35 - st,ch2-output-mapping: Channel 2 output mapping
94 st,ch2-output-mapping = /bits/ 8 <0>; // set channel 2 output ch 1
/linux/sound/soc/amd/
H A Dacp-pcm-dma.c341 ch_acp_i2s = rtd->ch2; in config_acp_dma()
344 ch_acp_sysmem = rtd->ch2; in config_acp_dma()
906 rtd->ch2 = ACP_TO_I2S_DMA_BT_INSTANCE_CH_NUM; in acp_dma_hw_params()
926 rtd->ch2 = ACP_TO_I2S_DMA_MICSP_INSTANCE_CH_NUM; in acp_dma_hw_params()
948 rtd->ch2 = ACP_TO_I2S_DMA_CH_NUM; in acp_dma_hw_params()
964 rtd->ch2 = ACP_TO_SYSRAM_BT_INSTANCE_CH_NUM; in acp_dma_hw_params()
981 rtd->ch2 = ACP_TO_SYSRAM_CH_NUM; in acp_dma_hw_params()
1097 ch_acp_i2s = rtd->ch2; in acp_dma_prepare()
1100 ch_acp_sysmem = rtd->ch2; in acp_dma_prepare()
1144 acp_dma_start(rtd->acp_mmio, rtd->ch2, tru in acp_dma_trigger()
[all...]
/linux/Documentation/devicetree/bindings/mfd/
H A Dst,stm32-timers.yaml45 enum: [ ch1, ch2, ch3, ch4, up, trig, com ]
165 dma-names = "ch1", "ch2", "ch3", "ch4", "up";
/linux/drivers/gpu/drm/i915/display/
H A Ddvo_tfp410.c159 u8 ch1, ch2; in tfp410_getid() local
162 tfp410_readb(dvo, addr+1, &ch2)) in tfp410_getid()
163 return ((ch2 << 8) & 0xFF00) | (ch1 & 0x00FF); in tfp410_getid()
/linux/sound/pci/ice1712/
H A Dse.c24 unsigned char ch1, ch2; member
451 uc->value.integer.value[1] = spec->vol[n].ch2; in se200pci_cont_volume_get()
483 spec->vol[n].ch2); in se200pci_cont_update()
489 spec->vol[n].ch2); in se200pci_cont_update()
495 spec->vol[n].ch2); in se200pci_cont_update()
532 if (spec->vol[n].ch2 != vol2) { in se200pci_cont_volume_put()
533 spec->vol[n].ch2 = vol2; in se200pci_cont_volume_put()
H A Dwm8766.h125 void (*set)(struct snd_wm8766 *wm, u16 ch1, u16 ch2);
126 void (*get)(struct snd_wm8766 *wm, u16 *ch1, u16 *ch2);
H A Dwm8776.h181 void (*set)(struct snd_wm8776 *wm, u16 ch1, u16 ch2);
182 void (*get)(struct snd_wm8776 *wm, u16 *ch1, u16 *ch2);
/linux/drivers/media/usb/pvrusb2/
H A Dpvrusb2-context.c103 struct pvr2_channel *ch1, *ch2; in pvr2_context_check() local
130 for (ch1 = mp->mc_first; ch1; ch1 = ch2) { in pvr2_context_check()
131 ch2 = ch1->mc_next; in pvr2_context_check()
/linux/drivers/iio/adc/
H A Dintel_mrfld_adc.c158 BCOVE_ADC_CHANNEL(IIO_CURRENT, 2, "CH2", 0xED),
170 IIO_MAP("CH2", "bcove-battery", "IBATRSLT"),
/linux/Documentation/devicetree/bindings/clock/st/
H A Dst,quadfs.txt46 "clk-s-c0-fs0-ch2",

12345