Home
last modified time | relevance | path

Searched full:cascaded (Results 1 – 25 of 102) sorted by relevance

12345

/linux/drivers/gpio/
H A Dgpio-exar.c41 * The offset to the cascaded device's (if existing)
51 unsigned int cascaded = offset / 16; in exar_offset_to_sel_addr() local
54 return addr + (cascaded ? exar_gpio->cascaded_offset : 0); in exar_offset_to_sel_addr()
61 unsigned int cascaded = offset / 16; in exar_offset_to_lvl_addr() local
64 return addr + (cascaded ? exar_gpio->cascaded_offset : 0); in exar_offset_to_lvl_addr()
181 * If cascaded, secondary xr17v354 or xr17v358 have the same amount in gpio_exar_probe()
/linux/include/linux/comedi/
H A Dcomedi_8254.h82 * @osc_base: cascaded oscillator speed in ns
84 * @divisor1: divisor loaded into first cascaded counter
85 * @divisor2: divisor loaded into second cascaded counter
87 * @next_div1: next divisor to use for first cascaded counter
88 * @next_div2: next divisor to use for second cascaded counter
/linux/arch/powerpc/platforms/52xx/
H A Dmedia5200.c13 * a cascaded interrupt controller driver which attaches itself to the
85 /* Mask off the cascaded IRQ */ in media5200_irq_cascade()
164 pr_debug("%s: cascaded on virq=%i\n", __func__, cascade_virq); in media5200_init_irq()
/linux/arch/m68k/include/asm/
H A Dmacints.h106 /* Nubus interrupts (cascaded to VIA2) */
115 /* Baboon interrupts (cascaded to nubus slot $C) */
/linux/drivers/comedi/drivers/
H A Dcomedi_8254.c78 * provided to handle the cascaded counters:
92 * Programs the mode of the cascaded counters and writes the current
103 * counters that are used for the cascaded 32-bit pacer.
341 * comedi_8254_pacer_enable - set the mode and load the cascaded counters
378 * comedi_8254_update_divisors - update the divisors for the cascaded counters
391 * comedi_8254_cascade_ns_to_timer - calculate the cascaded divisor values
/linux/arch/powerpc/platforms/powermac/
H A Dpic.c302 /* We might have a second cascaded ohare */ in pmac_pic_probe_oldstyle()
309 /* We might have a second cascaded heathrow */ in pmac_pic_probe_oldstyle()
352 /* Map interrupts of cascaded controller */ in pmac_pic_probe_oldstyle()
477 /* We can have up to 2 MPICs cascaded */ in pmac_pic_probe_mpic()
511 /* Set up a cascaded controller, if present */ in pmac_pic_probe_mpic()
/linux/Documentation/driver-api/gpio/
H A Ddriver.rst257 most often cascaded off a parent interrupt controller, and in some special
279 - CASCADED INTERRUPT CHIPS: this means that the GPIO chip has one common
308 Cascaded GPIO irqchips
311 Cascaded GPIO irqchips usually fall in one of three categories:
313 - CHAINED CASCADED GPIO IRQCHIPS: these are usually the type that is embedded on
418 is a typical example of a chained cascaded interrupt handler using
664 is cascaded, set the handler to handle_level_irq() and/or handle_edge_irq()
/linux/arch/xtensa/platforms/xt2000/include/platform/
H A Dhardware.h31 /* The XT2000 uses the V3 as a cascaded interrupt controller for the PCI bus */
/linux/arch/arm/boot/dts/ti/omap/
H A Domap4-duovero.dtsi168 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_1N cascaded to gic */
175 interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_2N cascaded to gic */
H A Domap4-var-som-om44.dtsi176 interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_1N cascaded to gic */
188 interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; /* IRQ_SYS_2N cascaded to gic */
H A Domap2430-sdp.dts24 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
H A Domap3-cm-t3x30.dtsi69 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
H A Dam3517-craneboard.dts86 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
/linux/Documentation/devicetree/bindings/mfd/
H A Dti,twl.yaml240 interrupts = <39>; /* IRQ_SYS_1N cascaded to gic */
285 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
H A Dtwl4030-audio.txt32 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
H A Dtwl4030-power.txt40 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
/linux/drivers/irqchip/
H A Dirq-bcm2835.c18 * In a proper cascaded interrupt controller, the interrupt lines with
19 * cascaded interrupt controllers on them are just normal interrupt lines.
H A Dirq-goldfish-pic.c20 /* 8..39 Cascaded Goldfish PIC interrupts */
/linux/arch/hexagon/kernel/
H A Dirq_cpu.c58 * controllers that are cascaded into one or more of the first-level
/linux/Documentation/devicetree/bindings/gpio/
H A D8xxx_gpio.txt16 The GPIO module may serve as another interrupt controller (cascaded to
/linux/arch/mips/include/asm/
H A Di8259.h68 * Interrupt is cascaded so perform interrupt in i8259_irq()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_mst_types.h41 * Offset DPCD 050Eh == 0x5A indicates cascaded MST hub case
/linux/arch/mips/dec/
H A Dioasic-irq.c82 * ASIC is cascaded to, are level-triggered it is recommended that error
/linux/arch/powerpc/sysdev/
H A Dtsi108_pci.c354 * Interrupt controller descriptor for cascaded PCI interrupt controller.
399 * PCI block has to be treated as a cascaded interrupt controller connected
/linux/drivers/scsi/csiostor/
H A Dcsio_mb.c479 * because this IQ write request can be cascaded with a previous
481 * that request. This logic will work even in a non-cascaded case, since the
498 * If this IQ write is cascaded with IQ alloc request, do not in csio_mb_iq_write()
688 * because this EQ write request can be cascaded with a previous
690 * that request. This logic will work even in a non-cascaded case, since the
706 * If this EQ write is cascaded with EQ alloc request, do not in csio_mb_eq_ofld_write()

12345