Home
last modified time | relevance | path

Searched full:usb4 (Results 1 – 25 of 41) sorted by relevance

12

/linux/drivers/thunderbolt/
H A Dretimer.c3 * Thunderbolt/USB4 retimer support.
219 * When USB4 port is online sideband communications are in tb_retimer_set_inbound_sbtx()
222 if (!usb4_port_device_is_offline(port->usb4)) in tb_retimer_set_inbound_sbtx()
236 * When USB4 port is offline we need to keep the sideband in tb_retimer_unset_inbound_sbtx()
240 if (usb4_port_device_is_offline(port->usb4)) in tb_retimer_unset_inbound_sbtx()
431 rt->dev.parent = &port->usb4->dev; in tb_retimer_add()
491 dev = device_find_child(&port->usb4->dev, &lookup, retimer_match); in tb_port_find_retimer()
500 * @port: USB4 port to scan
588 * @port: USB4 port whose retimers to remove
594 struct usb4_port *usb4; in tb_retimer_remove_all() local
[all …]
H A Dlc.c57 * Only supports non-USB4 routers with link controller (that's
396 * Enable wake on PCIe and USB4 (wake coming from another in tb_lc_set_wake_one()
H A Deeprom.c232 /* BYTES 16-21 - Only for TBT DROM, nonexistent in USB4 DROM */
283 /* USB4 product descriptor */
H A Dtb_msgs.h489 /* USB4 ICM messages */
/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,glymur-gcc.yaml61 - description: USB4 PHY 0 pcie pipe clock source
62 - description: USB4 PHY 0 Max pipe clock source
63 - description: USB4 PHY 1 pcie pipe clock source
64 - description: USB4 PHY 1 Max pipe clock source
65 - description: USB4 PHY 2 pcie pipe clock source
66 - description: USB4 PHY 2 Max pipe clock source
/linux/drivers/net/thunderbolt/
H A DKconfig3 tristate "Networking over USB4 and Thunderbolt cables"
4 depends on USB4 && INET
7 over a USB4 and Thunderbolt cables. The driver supports Apple
H A Dtrace.c3 * Tracepoints for Thunderbolt/USB4 networking driver
H A Dtrace.h3 * Tracepoints for Thunderbolt/USB4 networking driver
/linux/drivers/usb/typec/
H A Dport-mapper.c68 * USB4 host interface in which case we can also link the in typec_port_match()
69 * Type-C port with the USB4 port. in typec_port_match()
71 if (fwnode_property_present(adev_fwnode, "usb4-host-interface")) in typec_port_match()
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-thunderbolt60 nopcie USB4 system where PCIe tunneling is disabled from
111 for USB4.
224 supported with USB4 devices and retimers.
311 "usb4", "tbt" and "none".
317 Description: Writing 1 to this attribute puts the USB4 port into
332 Description: When the USB4 port is in offline mode writing 1 to this
334 retimers. Each retimer appear under the USB4 port as if
335 the USB4 link was up. These retimers act in the same way
/linux/arch/arm/boot/dts/marvell/
H A Dkirkwood-iconnect.dts57 pmx_led_usb4: pmx-led-usb4 {
113 led-usb4 {
114 label = "usb4:blue";
/linux/drivers/usb/core/
H A Dusb-acpi.c146 * usb_acpi_add_usb4_devlink - add device link to USB4 Host Interface for tunneled USB3 devices
150 * Adds a device link between a tunneled USB3 device and the USB4 Host Interface
153 * The USB4 Host Interface this tunneled device depends on is found from the roothub
173 fwnode_find_reference(dev_fwnode(&port_dev->dev), "usb4-host-interface", 0); in usb_acpi_add_usb4_devlink()
316 /* Tunneled USB3 devices depend on USB4 Host Interface, set device link to it */ in usb_acpi_find_companion_for_device()
/linux/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dp_training_dpia.h31 /* The approximate time (us) it takes to transmit 9 USB4 DP clock sync packets. */
34 /* Train DP tunneling link for USB4 DPIA display endpoint.
/linux/arch/x86/pci/
H A Dacpi.c299 * For USB4, the tunneled PCIe Root or Downstream Ports are marked in pcie_has_usb4_host_interface()
300 * with the "usb4-host-interface" ACPI property, so we look for in pcie_has_usb4_host_interface()
304 "usb4-host-interface", 0); in pcie_has_usb4_host_interface()
312 * before Alder Lake do not have the "usb4-host-interface" in pcie_has_usb4_host_interface()
356 /* Anything directly behind a "usb4-host-interface" is tunneled */ in arch_pci_dev_is_removable()
361 * Check if this is a discrete Thunderbolt/USB4 controller that is in arch_pci_dev_is_removable()
362 * directly behind the non-USB4 PCIe Root Port marked as in arch_pci_dev_is_removable()
/linux/include/linux/usb/
H A Dtypec_altmode.h142 * USB4 also requires that the pins on the connector are repurposed, just like
143 * Alternate Modes. USB4 mode is however not entered with the Enter Mode Command
146 * USB 3.2 or in USB 2.0 mode instead of USB4.
154 TYPEC_MODE_USB4, /* USB4 mode */
/linux/arch/arm/boot/dts/ti/omap/
H A Dam5728.dtsi21 * USB3, USB4
H A Dam5748.dtsi21 * USB3, USB4
H A Ddra74x.dtsi217 usb4: usb@10000 { label
/linux/include/linux/
H A Dthunderbolt.h55 * @TB_SECURITY_NOPCIE: For USB4 systems this level is used when the
185 * enum tb_link_width - Thunderbolt/USB4 link width
214 * @link_usb4: Downstream link is USB4
520 * router tree. Only Thunderbolt 3 devices are reset; USB4
/linux/drivers/phy/apple/
H A Datc.c6 * USB4/Thunderbolt, and DisplayPort connectivity via Type-C ports found in
497 * @ATCPHY_PIPEHANDLER_STATE_USB4: USB3 tunneled via USB4/Thunderbolt
502 * a USB3 state (for regular USB3 or USB3+DisplayPort operation) and a USB4 state
503 * (for USB3 tunneled via USB4/Thunderbolt).
518 * @APPLE_ATCPHY_MODE_USB4: USB4 on all lanes
568 * @tunables.lane_usb4: USB4 lane-specific tunables
572 * @pipehandler_up: True if the PIPE mux ("pipehandler") is set to USB3 or USB4 mode
904 * Even though the various Thunderbolt versions and USB4 are different protocols they need in atcphy_apply_tunables()
905 * the same tunables. The actual protocol-specific setup happens inside the Thunderbolt/USB4 in atcphy_apply_tunables()
/linux/drivers/gpu/drm/xe/
H A DKconfig68 depends on USB4
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-apq8064-cm-qs600.dts231 &usb4 {
H A Dqcom-apq8064-ifc6410.dts363 &usb4 {
/linux/drivers/usb/dwc3/
H A Ddwc3-apple.c23 * USB3+DisplayPort, USB4, etc) and the lane orientation. This happens through typec_mux_set.
54 * reset (mostly seen this with USB4/Thunderbolt but there's clearly some watchdog that hates
/linux/Documentation/devicetree/bindings/phy/
H A Dqcom,sc8280xp-qmp-usb43dp-phy.yaml7 title: Qualcomm QMP USB4-USB3-DP PHY controller (SC8280XP)

12