Home
last modified time | relevance | path

Searched full:sync (Results 1 – 25 of 1612) sorted by relevance

12345678910>>...65

/linux/drivers/gpu/drm/radeon/
H A Dradeon_sync.c35 * radeon_sync_create - zero init sync object
37 * @sync: sync object to initialize
39 * Just clear the sync object for now.
41 void radeon_sync_create(struct radeon_sync *sync) in radeon_sync_create() argument
46 sync->semaphores[i] = NULL; in radeon_sync_create()
49 sync->sync_to[i] = NULL; in radeon_sync_create()
51 sync->last_vm_update = NULL; in radeon_sync_create()
55 * radeon_sync_fence - use the semaphore to sync to a fence
57 * @sync: sync object to add fence to
58 * @fence: fence to sync to
[all …]
H A Drv770_dma.c36 * @resv: reservation object to sync to
48 struct radeon_sync sync; in rv770_copy_dma() local
55 radeon_sync_create(&sync); in rv770_copy_dma()
62 radeon_sync_free(rdev, &sync, NULL); in rv770_copy_dma()
66 radeon_sync_resv(rdev, &sync, resv, false); in rv770_copy_dma()
67 radeon_sync_rings(rdev, &sync, ring->idx); in rv770_copy_dma()
86 radeon_sync_free(rdev, &sync, NULL); in rv770_copy_dma()
91 radeon_sync_free(rdev, &sync, fence); in rv770_copy_dma()
/linux/drivers/gpu/drm/i915/selftests/
H A Di915_syncmap.c101 static int check_syncmap_free(struct i915_syncmap **sync) in check_syncmap_free() argument
103 i915_syncmap_free(sync); in check_syncmap_free()
104 if (*sync) { in check_syncmap_free()
105 pr_err("sync not cleared after free\n"); in check_syncmap_free()
112 static int dump_syncmap(struct i915_syncmap *sync, int err) in dump_syncmap() argument
117 return check_syncmap_free(&sync); in dump_syncmap()
123 if (i915_syncmap_print_to_buf(sync, buf, PAGE_SIZE)) in dump_syncmap()
129 i915_syncmap_free(&sync); in dump_syncmap()
135 struct i915_syncmap *sync = (void *)~0ul; in igt_syncmap_init() local
142 i915_syncmap_init(&sync); in igt_syncmap_init()
[all …]
/linux/tools/testing/selftests/powerpc/ptrace/
H A Dchild.h3 * Helper functions to sync execution between parent and child processes.
29 #define CHILD_FAIL_IF(x, sync) \ argument
34 (sync)->child_gave_up = true; \
35 prod_parent(sync); \
40 #define PARENT_FAIL_IF(x, sync) \ argument
45 (sync)->parent_gave_up = true; \
46 prod_child(sync); \
51 #define PARENT_SKIP_IF_UNSUPPORTED(x, sync, msg) \ argument
54 (sync)->parent_gave_up = true; \
55 prod_child(sync); \
[all …]
/linux/arch/powerpc/platforms/powermac/
H A Dcache.S45 sync
52 sync
58 sync
60 sync
81 sync
88 sync
91 sync
96 sync
106 3: sync
110 3: sync
[all …]
/linux/arch/parisc/kernel/
H A Dperf_asm.S46 sync ; follow ERS
163 sync
199 sync
211 sync
223 sync
307 sync
331 sync
343 sync
391 sync
403 sync
[all …]
/linux/drivers/clk/tegra/
H A Dclk-audio-sync.c15 struct tegra_clk_sync_source *sync = to_clk_sync_source(hw); in clk_sync_source_recalc_rate() local
17 return sync->rate; in clk_sync_source_recalc_rate()
23 struct tegra_clk_sync_source *sync = to_clk_sync_source(hw); in clk_sync_source_determine_rate() local
25 if (req->rate > sync->max_rate) in clk_sync_source_determine_rate()
34 struct tegra_clk_sync_source *sync = to_clk_sync_source(hw); in clk_sync_source_set_rate() local
36 sync->rate = rate; in clk_sync_source_set_rate()
49 struct tegra_clk_sync_source *sync; in tegra_clk_register_sync_source() local
53 sync = kzalloc_obj(*sync); in tegra_clk_register_sync_source()
54 if (!sync) { in tegra_clk_register_sync_source()
55 pr_err("%s: could not allocate sync source clk\n", __func__); in tegra_clk_register_sync_source()
[all …]
/linux/arch/powerpc/platforms/52xx/
H A Dmpc52xx_sleep.S16 sync; isync;
25 sync
30 sync
40 sync; isync;
42 sync; isync;
57 sync; isync;
59 sync; isync;
73 sync
77 sync
82 sync
[all …]
H A Dlite5200_sleep.S32 sync; \
99 sync; isync;
101 sync; isync;
116 sync
120 sync
125 sync
138 sync
149 sync
159 sync
162 sync
[all …]
/linux/arch/powerpc/kernel/
H A Dl2cr_6xx.S100 sync
107 sync
118 sync
120 sync
156 sync
158 sync
182 sync
196 sync
198 sync
202 21: sync
[all …]
H A Dcpu_setup_ppc970.S28 sync
31 sync
34 sync
37 sync
50 sync
104 sync
111 sync
155 sync
158 sync
162 sync
[all …]
H A Dcpu_setup_6xx.S102 1: sync
104 sync
106 sync
118 sync
120 sync /* on 604e/604r */
122 sync
132 sync
173 sync
175 sync
202 sync
[all …]
/linux/tools/testing/selftests/kvm/
H A Dmemslot_perf_test.c154 "Unexpected sync ucall, got %lx", in vcpu_worker()
293 struct sync_area *sync; in prepare_vm()
354 sync = (typeof(sync))vm_gpa2hva(data, MEM_SYNC_GPA, NULL); in prepare_vm()
355 sync->guest_page_size = data->vm->page_size; in prepare_vm()
356 atomic_init(&sync->start_flag, false); in prepare_vm()
357 atomic_init(&sync->exit_flag, false); in prepare_vm()
358 atomic_init(&sync->sync_flag, false); in prepare_vm()
387 static void let_guest_run(struct sync_area *sync) in let_guest_run()
389 atomic_store_explicit(&sync in let_guest_run()
292 struct sync_area *sync; prepare_vm() local
386 let_guest_run(struct sync_area * sync) let_guest_run() argument
393 struct sync_area *sync = (typeof(sync))MEM_SYNC_GPA; guest_spin_until_start() local
399 make_guest_exit(struct sync_area * sync) make_guest_exit() argument
406 struct sync_area *sync = (typeof(sync))MEM_SYNC_GPA; _guest_should_exit() local
419 host_perform_sync(struct sync_area * sync) host_perform_sync() argument
432 struct sync_area *sync = (typeof(sync))MEM_SYNC_GPA; guest_perform_sync() local
450 struct sync_area *sync = (typeof(sync))MEM_SYNC_GPA; guest_code_test_memslot_move() local
479 struct sync_area *sync = (typeof(sync))MEM_SYNC_GPA; guest_code_test_memslot_map() local
511 struct sync_area *sync = (typeof(sync))MEM_SYNC_GPA; guest_code_test_memslot_unmap() local
546 struct sync_area *sync = (typeof(sync))MEM_SYNC_GPA; guest_code_test_memslot_rw() local
579 test_memslot_move_prepare(struct vm_data * data,struct sync_area * sync,u64 * maxslots,bool isactive) test_memslot_move_prepare() argument
615 test_memslot_move_prepare_active(struct vm_data * data,struct sync_area * sync,u64 * maxslots) test_memslot_move_prepare_active() argument
622 test_memslot_move_prepare_inactive(struct vm_data * data,struct sync_area * sync,u64 * maxslots) test_memslot_move_prepare_inactive() argument
628 test_memslot_move_loop(struct vm_data * data,struct sync_area * sync) test_memslot_move_loop() argument
681 test_memslot_map_loop(struct vm_data * data,struct sync_area * sync) test_memslot_map_loop() argument
720 test_memslot_unmap_loop_common(struct vm_data * data,struct sync_area * sync,u64 chunk) test_memslot_unmap_loop_common() argument
747 test_memslot_unmap_loop(struct vm_data * data,struct sync_area * sync) test_memslot_unmap_loop() argument
758 test_memslot_unmap_loop_chunked(struct vm_data * data,struct sync_area * sync) test_memslot_unmap_loop_chunked() argument
766 test_memslot_rw_loop(struct vm_data * data,struct sync_area * sync) test_memslot_rw_loop() argument
809 struct sync_area *sync; test_execute() local
[all...]
/linux/arch/csky/include/asm/
H A Dbarrier.h69 * sync: completion barrier, all sync.xx instructions
71 * made by ld/st instructions before sync.s
72 * sync.s: inherit from sync, but also shareable to other cores
73 * sync.i: inherit from sync, but also flush cpu pipeline
74 * sync.is: the same with sync.i + sync.s
76 #define mb() asm volatile ("sync\n":::"memory")
80 * Using three sync.is to prevent speculative PTW
82 #define sync_is() asm volatile ("sync.is\nsync.is\nsync.is\n":::"memory")
/linux/arch/powerpc/platforms/44x/
H A Dmisc_44x.S18 sync
20 sync
23 sync
25 sync
32 sync
34 sync
37 sync
39 sync
/linux/drivers/gpu/host1x/
H A Dsyncpt.h53 /* Initialize sync point array */
56 /* Free sync point array */
59 /* Return number of sync point supported. */
69 * Check sync point sanity. If max is larger than min, there have too many
70 * sync point increments.
72 * Client managed sync point are not tracked.
83 /* Return true if sync point is client managed. */
108 /* Save host1x sync point state into shadow registers. */
111 /* Reset host1x sync point state from shadow registers. */
117 /* Indicate future operations by incrementing the sync point max. */
[all …]
/linux/arch/sparc/kernel/
H A Dcherrs.S8 membar #Sync
12 membar #Sync
21 membar #Sync
25 membar #Sync
34 membar #Sync
38 membar #Sync
47 membar #Sync
51 membar #Sync
60 membar #Sync
64 membar #Sync;
[all …]
/linux/Documentation/devicetree/bindings/soc/fsl/cpm_qe/
H A Dfsl,qe-tsa.yaml59 The hardware can use four dedicated pins for Tx clock, Tx sync, Rx
60 clock and Rx sync or use only two pins, Tx/Rx clock and Tx/Rx sync.
67 - description: Receive sync clock
69 - description: Transmit sync clock
80 fsl,rx-frame-sync-delay-bits:
84 Receive frame sync delay in number of bits.
85 Indicates the delay between the Rx sync and the first bit of the Rx
88 fsl,tx-frame-sync-delay-bits:
92 Transmit frame sync delay in number of bits.
93 Indicates the delay between the Tx sync and the first bit of the Tx
[all …]
/linux/arch/mips/include/asm/
H A Dsync.h6 * sync types are defined by the MIPS64 Instruction Set documentation in Volume
43 * No sync instruction at all; used to allow code to nullify the effect of the
49 * A full completion barrier; all memory accesses appearing prior to this sync
51 * appearing after this sync instruction in program order.
56 * For now we use a full completion barrier to implement all sync types, until
78 * A GINV sync is a little different; it doesn't relate directly to loads or
82 * has been performed by all coherent CPUs, we must issue a sync instruction of
88 /* Trivial; indicate that we always need this sync instruction. */
92 * Indicate that we need this sync instruction only on systems with weakly
103 * Indicate that we need this sync instruction only on systems where LL/SC
[all …]
/linux/arch/mips/alchemy/common/
H A Dsleeper.S74 sync
76 sync
103 sync
105 sync
107 sync
129 sync
131 sync
146 sync
175 sync
181 sync
[all …]
/linux/drivers/gpu/drm/sti/
H A Dsti_vtg.c190 static void vtg_set_hsync_vsync_pos(struct sti_vtg_sync_params *sync, in vtg_set_hsync_vsync_pos() argument
217 sync->hsync = (stop << 16) | start; in vtg_set_hsync_vsync_pos()
235 sync->vsync_line_top = (fallsync_top << 16) | risesync_top; in vtg_set_hsync_vsync_pos()
236 sync->vsync_off_top = (fallsync_offs_top << 16) | risesync_offs_top; in vtg_set_hsync_vsync_pos()
239 sync->vsync_line_bot = sync->vsync_line_top; in vtg_set_hsync_vsync_pos()
240 sync->vsync_off_bot = sync->vsync_off_top; in vtg_set_hsync_vsync_pos()
245 struct sti_vtg_sync_params *sync, in vtg_set_mode() argument
260 vtg_set_hsync_vsync_pos(&sync[VTG_SYNC_ID_HDMI - 1], HDMI_DELAY, mode); in vtg_set_mode()
263 vtg_set_hsync_vsync_pos(&sync[VTG_SYNC_ID_HDDCS - 1], 0, mode); in vtg_set_mode()
266 vtg_set_hsync_vsync_pos(&sync[VTG_SYNC_ID_HDF - 1], AWG_DELAY_HD, mode); in vtg_set_mode()
[all …]
/linux/include/trace/events/
H A Dcompaction.h103 unsigned long zone_end, bool sync),
105 TP_ARGS(cc, zone_start, zone_end, sync),
112 __field(bool, sync)
120 __entry->sync = sync;
128 __entry->sync ? "sync" : "async")
133 unsigned long zone_end, bool sync,
136 TP_ARGS(cc, zone_start, zone_end, sync, status),
143 __field(bool, sync)
152 __entry->sync = sync;
161 __entry->sync ? "sync" : "async",
/linux/drivers/video/fbdev/
H A Dcontrolfb.h47 struct preg vesync; /* vert end sync */
48 struct preg vssync; /* vert start sync */
55 struct preg hesync; /* horiz end sync */
56 struct preg hssync; /* horiz start sync */
57 struct preg heq; /* half horiz sync len */
59 struct preg hserr; /* horiz period - horiz sync len */
79 unsigned vesync; /* vert end sync */
80 unsigned vssync; /* vert start sync */
88 unsigned hesync; /* horiz end sync */
89 unsigned hssync; /* horiz start sync */
[all …]
/linux/Documentation/fb/
H A Dviafb.modes15 # Sync Width 3.813 us 0.064 ms
40 # Sync Width 2.032 us 0.080 ms
61 # Sync Width 1.556 us 0.069 ms
82 # Sync Width 1.483 us 0.058 ms
103 # Sync Width 1.221 us 0.048 ms
124 # Sync Width 2.679 us 0.099 ms
145 # Sync Width 2.704 us 100.604 us
166 # Sync Width 2.204 us 0.083 ms
187 # Sync Width 3.200 us 0.106 ms
209 # Sync Width 1.616 us 0.064 ms
[all …]
/linux/drivers/net/ethernet/xscale/
H A Dixp46x_ts.h26 u32 control; /* 0x00 Time Sync Control Register */
27 u32 event; /* 0x04 Time Sync Event Register */
28 u32 addend; /* 0x08 Time Sync Addend Register */
29 u32 accum; /* 0x0C Time Sync Accumulator Register */
30 u32 test; /* 0x10 Time Sync Test Register */
46 /* 0x00 Time Sync Control Register Bits */
52 /* 0x04 Time Sync Event Register Bits */

12345678910>>...65