Home
last modified time | relevance | path

Searched full:sccr (Results 1 – 9 of 9) sorted by relevance

/linux/arch/m68k/ifpsp060/src/
H A Ditest.S32 set SCCR, -130
179 mov.w %cc,SCCR(%a6)
203 mov.w %cc,SCCR(%a6)
226 mov.w %cc,SCCR(%a6)
249 mov.w %cc,SCCR(%a6)
273 mov.w %cc,SCCR(%a6)
297 mov.w %cc,SCCR(%a6)
321 mov.w %cc,SCCR(%a6)
345 mov.w %cc,SCCR(%a6)
369 mov.w %cc,SCCR(%a6)
[all …]
H A Dftest.S37 set SCCR, -348
256 mov.w %cc,SCCR(%a6)
296 mov.w %cc,SCCR(%a6)
333 mov.w %cc,SCCR(%a6)
373 mov.w %cc,SCCR(%a6)
409 mov.w %cc,SCCR(%a6)
445 mov.w %cc,SCCR(%a6)
488 mov.w %cc,SCCR(%a6)
524 mov.w %cc,SCCR(%a6)
559 mov.w %cc,SCCR(%a6)
[all …]
/linux/arch/powerpc/platforms/83xx/
H A Dusb_834x.c22 unsigned long sccr, sicrl, sicrh; in mpc834x_usb_cfg() local
33 /* Note: DR and MPH must use the same clock setting in SCCR */ in mpc834x_usb_cfg()
34 sccr = in_be32(immap + MPC83XX_SCCR_OFFS) & ~MPC83XX_SCCR_USB_MASK; in mpc834x_usb_cfg()
40 sccr |= MPC83XX_SCCR_USB_DRCM_11; /* 1:3 */ in mpc834x_usb_cfg()
66 sccr |= MPC83XX_SCCR_USB_MPHCM_11; /* 1:3 */ in mpc834x_usb_cfg()
84 out_be32(immap + MPC83XX_SCCR_OFFS, sccr); in mpc834x_usb_cfg()
H A Dsuspend.c80 u32 sccr; member
96 u32 sccr; member
163 out_be32(&clock_regs->sccr, saved_regs.sccr); in mpc83xx_suspend_restore_regs()
170 saved_regs.sccr = in_be32(&clock_regs->sccr); in mpc83xx_suspend_save_regs()
/linux/arch/powerpc/boot/
H A Dpq2.c32 u32 sccr, scmr, mainclk, busclk; in pq2_get_clocks() local
41 sccr = in_be32(&immr[PQ2_SCCR]); in pq2_get_clocks()
44 dfbrg = sccr & 3; in pq2_get_clocks()
/linux/Documentation/devicetree/bindings/powerpc/fsl/
H A Dpmc.yaml21 is set in the cell, the corresponding bit in SCCR will be saved and cleared
86 Compatibility does not include bit assignments in SCCR/PMCDR/DEVDISR; these
/linux/arch/powerpc/platforms/8xx/
H A Dm8xx_setup.c70 /* Unlock the SCCR. */ in mpc8xx_calibrate_decr()
/linux/drivers/mtd/spi-nor/
H A Dsfdp.c1245 * the SCCR Map table length and version.
1296 * the SCCR Map offsets table length and version.
/linux/arch/powerpc/include/asm/
H A Dcpm2.h971 * SCCR - System Clock Control Register 9-8