Home
last modified time | relevance | path

Searched full:pcc3 (Results 1 – 9 of 9) sorted by relevance

/linux/Documentation/devicetree/bindings/clock/
H A Dimx8ulp-pcc-clock.yaml21 - fsl,imx8ulp-pcc3
46 compatible = "fsl,imx8ulp-pcc3";
H A Dimx7ulp-pcc-clock.yaml24 A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
41 - fsl,imx7ulp-pcc3
H A Dimx7ulp-scg-clock.yaml24 A7 clock management consists of SCG1, PCC2, PCC3, and CMC1 modules.
/linux/include/dt-bindings/clock/
H A Dimx7ulp-clock.h94 /* PCC3 */
H A Dimx8ulp-clock.h119 /* PCC3 */
/linux/drivers/clk/imx/
H A Dclk-imx7ulp.c194 /* PCC3 */ in imx7ulp_clk_pcc3_init()
225 CLK_OF_DECLARE(imx7ulp_clk_pcc3, "fsl,imx7ulp-pcc3", imx7ulp_clk_pcc3_init);
H A Dclk-imx8ulp.c327 /* PCC3 */ in imx8ulp_clk_pcc3_init()
390 /* register the pcc3 reset controller */ in imx8ulp_clk_pcc3_init()
549 { .compatible = "fsl,imx8ulp-pcc3", .data = imx8ulp_clk_pcc3_init },
/linux/drivers/pinctrl/tegra/
H A Dpinctrl-tegra210.c334 PINCTRL_PIN(TEGRA_PIN_SPDIF_IN_PCC3, "SPDIF_IN PCC3"),
H A Dpinctrl-tegra30.c519 PINCTRL_PIN(TEGRA_PIN_SDMMC4_RST_N_PCC3, "SDMMC4_RST_N PCC3"),