Home
last modified time | relevance | path

Searched full:mx8m (Results 1 – 25 of 43) sorted by relevance

12

/linux/drivers/phy/freescale/
H A DKconfig6 tristate "Freescale i.MX8M USB3 PHY"
31 tristate "Freescale i.MX8M PCIE PHY"
36 i.MX8M family of SOCs.
/linux/drivers/media/platform/verisilicon/
H A DKconfig19 Rockchip, NXP i.MX8M and STM32MP25 SoCs, which accelerate video
33 bool "Hantro VPU i.MX8M support"
38 Enable support for i.MX8M SoCs.
/linux/Documentation/devicetree/bindings/clock/
H A Dimx8m-clock.yaml7 title: NXP i.MX8M Family Clock Control Module
14 NXP i.MX8M Mini/Nano/Plus/Quad clock control module is an integrated clock
44 for the full list of i.MX8M clock IDs.
H A Dfsl,imx8m-anatop.yaml7 title: NXP i.MX8M Family Anatop Module
13 NXP i.MX8M Family anatop PLL module which generates PLL to CCM root.
H A Dimx8mp-audiomix.yaml13 NXP i.MX8M Plus AudioMIX is dedicated clock muxing and gating IP
/linux/drivers/soc/imx/
H A DKconfig5 tristate "i.MX8M SoC family support"
11 If you say yes here you get support for the NXP i.MX8M family
/linux/sound/soc/sof/imx/
H A DKconfig36 tristate "SOF support for i.MX8M"
40 This adds support for Sound Open Firmware for NXP i.MX8M platforms.
/linux/Documentation/devicetree/bindings/memory-controllers/fsl/
H A Dimx8m-ddrc.yaml7 title: i.MX8M DDR Controller
13 The DDRC block is integrated in i.MX8M for interfacing with DDR based
/linux/Documentation/devicetree/bindings/soc/imx/
H A Dimx8m-soc.yaml7 title: NXP i.MX8M Series SoC
13 NXP i.MX8M series SoCs contain fuse entries from which SoC Unique ID can be
/linux/drivers/devfreq/
H A DKconfig102 tristate "i.MX8M DDRC DEVFREQ Driver"
107 This adds the DEVFREQ driver for the i.MX8M DDR Controller. It allows
H A Dimx8m-ddrc.c38 * i.MX8M DRAM Controller clocks have the following structure (abridged):
455 MODULE_DESCRIPTION("i.MX8M DDR Controller frequency driver");
/linux/drivers/cpufreq/
H A DKconfig.arm101 tristate "Freescale i.MX8M cpufreq support"
105 This adds cpufreq driver support for Freescale i.MX7/i.MX8M
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8mp-var-som-symphony.dts9 model = "Variscite VAR-SOM-MX8M-PLUS on Symphony-Board";
H A Dimx8mm-emcon-avari.dts13 model = "emtrion SoM emCON-MX8M mini on Avari";
H A Dimx8mm-icore-mx8mm-ctouch2.dts13 model = "Engicam i.Core MX8M Mini C.TOUCH 2.0";
H A Dimx8mm-icore-mx8mm-edimm2.2.dts13 model = "Engicam i.Core MX8M Mini EDIMM2.2 Starter Kit";
H A Dimx8mp-icore-mx8mp-edimm2.2.dts15 model = "Engicam i.Core MX8M Plus EDIMM2.2 Starter Kit";
H A Dimx8mn-beacon-kit.dts13 model = "Beacon EmbeddedWorks i.MX8M Nano Development Kit";
H A Dimx8mm-beacon-kit.dts13 model = "Beacon EmbeddedWorks i.MX8M Mini Development Kit";
/linux/Documentation/devicetree/bindings/arm/
H A Dfsl.yaml980 - const: ees,imx8mm-emtop-baseboard # i.MX8MM Emtop SoM on i.MX8M Mini Baseboard V1
984 - description: Engicam i.Core MX8M Mini SoM based boards
987 - engicam,icore-mx8mm-ctouch2 # i.MX8MM Engicam i.Core MX8M Mini C.TOUCH 2.0
988 … - engicam,icore-mx8mm-edimm2.2 # i.MX8MM Engicam i.Core MX8M Mini EDIMM2.2 Starter Kit
989 - const: engicam,icore-mx8mm # i.MX8MM Engicam i.Core MX8M Mini SoM
1109 - description: Avnet (MSC Branded) Boards with SM2S i.MX8M Plus Modules
1132 - description: Engicam i.Core MX8M Plus SoM based boards
1135 … - engicam,icore-mx8mp-edimm2.2 # i.MX8MP Engicam i.Core MX8M Plus EDIMM2.2 Starter Kit
1136 - const: engicam,icore-mx8mp # i.MX8MP Engicam i.Core MX8M Plus SoM
1209 - description: Variscite VAR-SOM-MX8M Plus based boards
/linux/drivers/media/platform/nxp/
H A DKconfig18 is found in the i.MX6UL/L, i.MX7 and i.MX8M[MQ] SoCs.
/linux/Documentation/devicetree/bindings/thermal/
H A Dimx8mm-thermal.yaml7 title: NXP i.MX8M Mini Thermal
/linux/Documentation/devicetree/bindings/media/
H A Dnxp,imx8mq-vpu.yaml8 title: Hantro G1/G2 VPU codecs implemented on i.MX8M SoCs
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dfsl,imx8m-pinctrl.yaml43 pin. Please refer to i.MX8M Mini/Nano/Plus/Quad Reference Manual for
H A Dfsl,imx9-pinctrl.yaml44 refer to i.MX8M Plus Reference Manual for detailed CONFIG settings.

12