/linux/drivers/gpu/drm/rockchip/ |
H A D | rockchip_lvds.c | 38 * struct rockchip_lvds_soc_data - rockchip lvds Soc private data 39 * @probe: LVDS platform probe function 40 * @helper_funcs: LVDS connector helper functions 43 int (*probe)(struct platform_device *pdev, struct rockchip_lvds *lvds); 54 int output; /* rgb lvds or dual lvds output */ 76 static inline void rk3288_writel(struct rockchip_lvds *lvds, u32 offset, in rk3288_writel() argument 79 writel_relaxed(val, lvds->regs + offset); in rk3288_writel() 80 if (lvds->output == DISPLAY_OUTPUT_LVDS) in rk3288_writel() 82 writel_relaxed(val, lvds->regs + offset + RK3288_LVDS_CH1_OFFSET); in rk3288_writel() 101 else if (strncmp(s, "lvds", 4) == 0) in rockchip_lvds_name_to_output() [all …]
|
/linux/drivers/gpu/drm/panel/ |
H A D | panel-lvds.c | 3 * Generic LVDS panel driver 52 struct panel_lvds *lvds = to_panel_lvds(panel); in panel_lvds_unprepare() local 54 if (lvds->enable_gpio) in panel_lvds_unprepare() 55 gpiod_set_value_cansleep(lvds->enable_gpio, 0); in panel_lvds_unprepare() 57 if (lvds->supply) in panel_lvds_unprepare() 58 regulator_disable(lvds->supply); in panel_lvds_unprepare() 65 struct panel_lvds *lvds = to_panel_lvds(panel); in panel_lvds_prepare() local 67 if (lvds->supply) { in panel_lvds_prepare() 70 err = regulator_enable(lvds->supply); in panel_lvds_prepare() 72 dev_err(lvds->dev, "failed to enable supply: %d\n", in panel_lvds_prepare() [all …]
|
/linux/drivers/gpu/drm/renesas/rcar-du/ |
H A D | rcar_lvds.c | 3 * R-Car LVDS Encoder 50 #define RCAR_LVDS_QUIRK_LANES BIT(0) /* LVDS lanes 1 and 3 inverted */ 59 void (*pll_setup)(struct rcar_lvds *lvds, unsigned int freq); 86 static u32 rcar_lvds_read(struct rcar_lvds *lvds, u32 reg) in rcar_lvds_read() argument 88 return ioread32(lvds->mmio + reg); in rcar_lvds_read() 91 static void rcar_lvds_write(struct rcar_lvds *lvds, u32 reg, u32 data) in rcar_lvds_write() argument 93 iowrite32(data, lvds->mmio + reg); in rcar_lvds_write() 100 static void rcar_lvds_pll_setup_gen2(struct rcar_lvds *lvds, unsigned int freq) in rcar_lvds_pll_setup_gen2() argument 113 rcar_lvds_write(lvds, LVDPLLCR, val); in rcar_lvds_pll_setup_gen2() 116 static void rcar_lvds_pll_setup_gen3(struct rcar_lvds *lvds, unsigned int freq) in rcar_lvds_pll_setup_gen3() argument [all …]
|
/linux/Documentation/devicetree/bindings/display/bridge/ |
H A D | renesas,lvds.yaml | 4 $id: http://devicetree.org/schemas/display/bridge/renesas,lvds.yaml# 7 title: Renesas R-Car LVDS Encoder 13 These DT bindings describe the LVDS encoder embedded in the Renesas R-Car 19 - renesas,r8a7742-lvds # for RZ/G1H compatible LVDS encoders 20 - renesas,r8a7743-lvds # for RZ/G1M compatible LVDS encoders 21 - renesas,r8a7744-lvds # for RZ/G1N compatible LVDS encoders 22 - renesas,r8a774a1-lvds # for RZ/G2M compatible LVDS encoders 23 - renesas,r8a774b1-lvds # for RZ/G2N compatible LVDS encoders 24 - renesas,r8a774c0-lvds # for RZ/G2E compatible LVDS encoders 25 - renesas,r8a774e1-lvds # for RZ/G2H compatible LVDS encoders [all …]
|
H A D | lvds-codec.yaml | 4 $id: http://devicetree.org/schemas/display/bridge/lvds-codec.yaml# 7 title: Transparent LVDS encoders and decoders 13 This binding supports transparent LVDS encoders and decoders that don't 16 LVDS is a physical layer specification defined in ANSI/TIA/EIA-644-A. Multiple 18 to LVDS panels. This binding targets devices compatible with the following 23 [LDI] "Open LVDS Display Interface", May 1999 (Version 0.95), National 39 - const: lvds-encoder # Generic LVDS encoder compatible fallback 42 - ti,ds90cf364a # For the DS90CF364A FPD-Link LVDS Receiver 43 - ti,ds90cf384a # For the DS90CF384A FPD-Link LVDS Receiver 44 - ti,sn65lvds94 # For the SN65DS94 LVDS serdes [all …]
|
H A D | lontium,lt9211.yaml | 7 title: Lontium LT9211 DSI/LVDS/DPI to DSI/LVDS/DPI bridge. 13 The LT9211 are bridge devices which convert Single/Dual-Link DSI/LVDS 14 or Single DPI to Single/Dual-Link DSI/LVDS or Single DPI. 42 LVDS port-1 for LVDS input or DPI input. 47 Additional MIPI port-2 for MIPI input or LVDS port-2 48 for LVDS input. Used in combination with primary 55 LVDS port-1 for LVDS output or DPI output. 60 Additional MIPI port-2 for MIPI output or LVDS port-2 61 for LVDS output. Used in combination with primary
|
H A D | toshiba,tc358775.yaml | 7 title: Toshiba TC358775 DSI to LVDS bridge 13 This binding supports DSI to LVDS bridges TC358765 and TC358775 17 Up to 1600x1200 24-bit/pixel resolution for single-link LVDS display panel 18 limited by 135 MHz LVDS speed 19 Up to WUXGA (1920x1200 24-bit pixels) resolution for dual-link LVDS display 20 panel, limited by 270 MHz LVDS speed. 33 description: 1.2V LVDS Power Supply 75 Video port for LVDS output (panel or connector). 80 Video port for Dual link LVDS output (panel or connector). 110 /* For single-link LVDS display panel */ [all …]
|
H A D | thine,thc63lvd1024.yaml | 7 title: Thine Electronics THC63LVD1024 LVDS Decoder 14 The THC63LVD1024 is a dual link LVDS receiver designed to convert LVDS 16 modes, handling up to two LVDS input streams and up to two digital CMOS/TTL 45 description: First LVDS input port 49 description: Second LVDS input port 73 Power supply for the TTL output, TTL CLOCKOUT signal, LVDS input, PLL and 87 lvds-decoder {
|
/linux/drivers/gpu/drm/stm/ |
H A D | lvds.c | 25 /* LVDS Host registers */ 46 /* LVDS Wrapper registers */ 55 #define CR_LVDSEN BIT(0) /* LVDS PHY Enable */ 82 #define PHY_GCR_RSTZ BIT(24) /* LVDS PHY digital reset */ 94 #define PHY_CFGCR_EN_DIG_DL GENMASK(4, 0) /* LVDS PHY digital lane enable */ 95 #define PHY_PLLCR1_PLL_EN BIT(0) /* LVDS PHY PLL enable */ 96 #define PHY_PLLCR1_EN_SD BIT(1) /* LVDS PHY PLL sigma-delta signal enable */ 97 #define PHY_PLLCR1_EN_TWG BIT(2) /* LVDS PHY PLL triangular wave generator enable */ 98 #define PHY_PLLCR1_DIV_EN BIT(8) /* LVDS PHY PLL dividers enable */ 101 #define PHY_PLLSR_PLL_LOCK BIT(0) /* LVDS PHY PLL lock status */ [all …]
|
/linux/drivers/gpu/drm/bridge/ |
H A D | microchip-lvds.c | 69 static inline u32 lvds_readl(struct mchp_lvds *lvds, u32 offset) in lvds_readl() argument 71 return readl_relaxed(lvds->regs + offset); in lvds_readl() 74 static inline void lvds_writel(struct mchp_lvds *lvds, u32 offset, u32 val) in lvds_writel() argument 76 writel_relaxed(val, lvds->regs + offset); in lvds_writel() 79 static void lvds_serialiser_on(struct mchp_lvds *lvds) in lvds_serialiser_on() argument 84 lvds_writel(lvds, LVDSC_WPMR, (LVDSC_WPMR_WPKEY_PSSWD & in lvds_serialiser_on() 88 while (lvds_readl(lvds, LVDSC_SR) & LVDSC_SR_CS) { in lvds_serialiser_on() 90 dev_err(lvds->dev, "%s: timeout error\n", __func__); in lvds_serialiser_on() 97 lvds_writel(lvds, LVDSC_CFGR, (LVDSC_CFGR_MAPPING_JEIDA | in lvds_serialiser_on() 102 /* Enable the LVDS serializer */ in lvds_serialiser_on() [all …]
|
H A D | Kconfig | 91 Support for i.MX8MP DPI-to-LVDS on-SoC encoder. 124 tristate "Lontium LT9211 DSI/LVDS/DPI bridge" 131 Driver for Lontium LT9211 Single/Dual-Link DSI/LVDS or Single DPI 132 input to Single-link/Dual-Link DSI/LVDS or Single DPI output bridge 173 tristate "Transparent LVDS encoders and decoders support" 178 Support for transparent LVDS encoders and decoders that don't 188 GE B850v3 that convert dual channel LVDS 193 tristate "Microchip LVDS serializer support" 197 Support for Microchip's LVDS serializer. 217 tristate "NXP PTN3460 DP/LVDS bridge" [all …]
|
/linux/drivers/gpu/drm/sun4i/ |
H A D | sun4i_lvds.c | 44 struct sun4i_lvds *lvds = in sun4i_lvds_get_modes() local 47 return drm_panel_get_modes(lvds->panel, connector); in sun4i_lvds_get_modes() 70 struct sun4i_lvds *lvds = drm_encoder_to_sun4i_lvds(encoder); in sun4i_lvds_encoder_enable() local 72 DRM_DEBUG_DRIVER("Enabling LVDS output\n"); in sun4i_lvds_encoder_enable() 74 if (lvds->panel) { in sun4i_lvds_encoder_enable() 75 drm_panel_prepare(lvds->panel); in sun4i_lvds_encoder_enable() 76 drm_panel_enable(lvds->panel); in sun4i_lvds_encoder_enable() 82 struct sun4i_lvds *lvds = drm_encoder_to_sun4i_lvds(encoder); in sun4i_lvds_encoder_disable() local 84 DRM_DEBUG_DRIVER("Disabling LVDS output\n"); in sun4i_lvds_encoder_disable() 86 if (lvds->panel) { in sun4i_lvds_encoder_disable() [all …]
|
/linux/Documentation/devicetree/bindings/display/ |
H A D | st,stm32mp25-lvds.yaml | 4 $id: http://devicetree.org/schemas/display/st,stm32mp25-lvds.yaml# 7 title: STMicroelectronics STM32 LVDS Display Interface Transmitter 14 The STMicroelectronics STM32 LVDS Display Interface Transmitter handles the 15 LVDS protocol: it maps the pixels received from the upstream Pixel-DMA (LTDC) 16 onto the LVDS PHY. 19 - LVDS host: handles the LVDS protocol (FPD / OpenLDI) and maps its input 21 - LVDS PHY: parallelize the data and drives the LVDS data lanes 22 - LVDS wrapper: handles top-level settings 24 The LVDS controller driver supports the following high-level features: 34 const: st,stm32mp25-lvds [all …]
|
H A D | lvds-data-mapping.yaml | 4 $id: http://devicetree.org/schemas/display/lvds-data-mapping.yaml# 7 title: LVDS Data Mapping 14 LVDS is a physical layer specification defined in ANSI/TIA/EIA-644-A. Multiple 16 to LVDS devices. This bindings supports devices compatible with the following 21 [LDI] "Open LVDS Display Interface", May 1999 (Version 0.95), National 38 LVDS data mappings are defined as follows. 41 [VESA] specifications. Data are transferred as follows on 3 LVDS lanes. 52 specifications. Data are transferred as follows on 4 LVDS lanes. 64 Data are transferred as follows on 4 LVDS lanes.
|
/linux/Documentation/devicetree/bindings/phy/ |
H A D | fsl,imx8qm-lvds-phy.yaml | 4 $id: http://devicetree.org/schemas/phy/fsl,imx8qm-lvds-phy.yaml# 7 title: Mixel LVDS PHY for Freescale i.MX8qm SoC 13 The Mixel LVDS PHY IP block is found on Freescale i.MX8qm SoC. 15 groups of four data lanes of LVDS data streams. A phase-locked 17 data streams over a fifth LVDS link. Every cycle of the transmit 19 through the two groups of LVDS data streams. Together with the 20 transmit clocks, the two groups of LVDS data streams form two 21 LVDS channels. 23 The Mixel LVDS PHY found on Freescale i.MX8qm SoC is controlled 30 - fsl,imx8qm-lvds-phy [all …]
|
/linux/Documentation/devicetree/bindings/display/imx/ |
H A D | ldb.txt | 1 Device-Tree bindings for LVDS Display Bridge (ldb) 3 LVDS Display Bridge 6 The LVDS Display Bridge device tree node contains up to two lvds-channel 7 nodes describing each of the two LVDS encoder channels of the bridge. 15 interfaces as input for each LVDS channel. 17 The phandle points to the iomuxc-gpr region containing the LVDS 23 "di0_pll" - LDB LVDS channel 0 mux 24 "di1_pll" - LDB LVDS channel 1 mux 25 "di0" - LDB LVDS channel 0 gate 26 "di1" - LDB LVDS channel 1 gate [all …]
|
/linux/Documentation/devicetree/bindings/display/panel/ |
H A D | advantech,idk-2121wr.yaml | 7 title: Advantech IDK-2121WR 21.5" Full-HD dual-LVDS panel 14 The IDK-2121WR from Advantech is a Full-HD dual-LVDS panel. 15 A dual-LVDS interface is a dual-link connection with even pixels traveling 20 dual-lvds-odd-pixels or dual-lvds-even-pixels). 29 - {} # panel-lvds, but not listed here to avoid false select 51 dual-lvds-odd-pixels: true 54 - dual-lvds-odd-pixels 61 dual-lvds-even-pixels: true 64 - dual-lvds-even-pixels 82 panel-lvds { [all …]
|
H A D | panel-simple-lvds-dual-ports.yaml | 4 $id: http://devicetree.org/schemas/display/panel/panel-simple-lvds-dual-ports.yaml# 7 title: Simple LVDS panels with one power supply and dual LVDS ports 15 This binding file is a collection of the LVDS panels that 16 has dual LVDS ports and requires only a single power-supply. 42 # Kaohsiung Opto-Electronics Inc. 10.1" WUXGA (1920 x 1200) LVDS TFT LCD panel 50 # NLT Technologies, Ltd. 15.6" FHD (1920x1080) LVDS TFT LCD panel 63 dual-lvds-odd-pixels: 68 - dual-lvds-odd-pixels 76 dual-lvds-even-pixels: 81 - dual-lvds-even-pixels [all …]
|
H A D | panel-lvds.yaml | 4 $id: http://devicetree.org/schemas/display/panel/panel-lvds.yaml# 7 title: Generic LVDS Display Panel 15 - $ref: /schemas/display/lvds.yaml# 21 const: panel-lvds 42 # Admatec 9904379 10.1" 1024x600 LVDS panel 45 # Chunghwa Picture Tubes Ltd. 7" WXGA (800x1280) TFT LCD LVDS panel 47 # EDT ETML0700Z9NDHA 7.0" WSVGA (1024x600) color TFT LCD LVDS panel 49 # HannStar Display Corp. HSD101PWW2 10.1" WXGA (1280x800) LVDS panel 51 # Hydis Technologies 7" WXGA (800x1280) TFT LCD LVDS panel 55 - const: panel-lvds
|
/linux/arch/arm64/boot/dts/renesas/ |
H A D | r8a774c0-ek874-idk-2121wr.dts | 4 * connected to an Advantech IDK-2121WR 21.5" LVDS panel 23 panel-lvds { 24 compatible = "advantech,idk-2121wr", "panel-lvds"; 49 dual-lvds-odd-pixels; 57 dual-lvds-even-pixels; 68 * When GP0_17 is low LVDS[01] are connected to the LVDS connector 69 * When GP0_17 is high LVDS[01] are connected to the LT8918L 71 lvds-connector-en-hog { 75 line-name = "lvds-connector-en-gpio";
|
/linux/Documentation/devicetree/bindings/display/rockchip/ |
H A D | rockchip,lvds.yaml | 4 $id: http://devicetree.org/schemas/display/rockchip/rockchip,lvds.yaml# 7 title: Rockchip low-voltage differential signal (LVDS) transmitter 16 - rockchip,px30-lvds 17 - rockchip,rk3288-lvds 43 enum: [rgb, lvds, duallvds] 90 const: rockchip,px30-lvds 109 const: rockchip,rk3288-lvds 130 lvds: lvds@ff96c000 { 131 compatible = "rockchip,rk3288-lvds";
|
/linux/arch/arm/boot/dts/nxp/imx/ |
H A D | imx7s-colibri-iris-v2.dts | 31 * This switches the LVDS transceiver to VESA color mapping mode. 33 lvds-color-map-hog { 43 * This switches the LVDS transceiver to the 24-bit RGB mode. 45 lvds-rgb-mode-hog { 53 * This switches the LVDS transceiver to the single-channel 56 lvds-ch-mode-hog { 63 /* This turns the LVDS transceiver on */ 64 lvds-power-on-hog {
|
H A D | imx7d-colibri-iris-v2.dts | 31 * This switches the LVDS transceiver to VESA color mapping mode. 33 lvds-color-map-hog { 43 * This switches the LVDS transceiver to the 24-bit RGB mode. 45 lvds-rgb-mode-hog { 53 * This switches the LVDS transceiver to the single-channel 56 lvds-ch-mode-hog { 63 /* This turns the LVDS transceiver on */ 64 lvds-power-on-hog {
|
H A D | imx6ull-colibri-wifi-iris-v2.dts | 31 /* This turns the LVDS transceiver on */ 32 lvds-power-on-hog { 42 * This switches the LVDS transceiver to the single-channel 45 lvds-ch-mode-hog { 53 * This switches the LVDS transceiver to the 24-bit RGB mode. 55 lvds-rgb-mode-hog { 65 * This switches the LVDS transceiver to VESA color mapping mode. 67 lvds-color-map-hog {
|
H A D | imx6ull-colibri-iris-v2.dts | 31 /* This turns the LVDS transceiver on */ 32 lvds-power-on-hog { 42 * This switches the LVDS transceiver to the single-channel 45 lvds-ch-mode-hog { 53 * This switches the LVDS transceiver to the 24-bit RGB mode. 55 lvds-rgb-mode-hog { 65 * This switches the LVDS transceiver to VESA color mapping mode. 67 lvds-color-map-hog {
|