Home
last modified time | relevance | path

Searched full:lvds (Results 1 – 25 of 329) sorted by relevance

12345678910>>...14

/linux/Documentation/devicetree/bindings/display/bridge/
H A Drenesas,lvds.yaml4 $id: http://devicetree.org/schemas/display/bridge/renesas,lvds.yaml#
7 title: Renesas R-Car LVDS Encoder
13 These DT bindings describe the LVDS encoder embedded in the Renesas R-Car
19 - renesas,r8a7742-lvds # for RZ/G1H compatible LVDS encoders
20 - renesas,r8a7743-lvds # for RZ/G1M compatible LVDS encoders
21 - renesas,r8a7744-lvds # for RZ/G1N compatible LVDS encoders
22 - renesas,r8a774a1-lvds # for RZ/G2M compatible LVDS encoders
23 - renesas,r8a774b1-lvds # for RZ/G2N compatible LVDS encoders
24 - renesas,r8a774c0-lvds # for RZ/G2E compatible LVDS encoders
25 - renesas,r8a774e1-lvds # for RZ/G2H compatible LVDS encoders
[all …]
H A Dlontium,lt9211.yaml7 title: Lontium LT9211 DSI/LVDS/DPI to DSI/LVDS/DPI bridge.
13 The LT9211 are bridge devices which convert Single/Dual-Link DSI/LVDS
14 or Single DPI to Single/Dual-Link DSI/LVDS or Single DPI.
42 LVDS port-1 for LVDS input or DPI input.
47 Additional MIPI port-2 for MIPI input or LVDS port-2
48 for LVDS input. Used in combination with primary
55 LVDS port-1 for LVDS output or DPI output.
60 Additional MIPI port-2 for MIPI output or LVDS port-2
61 for LVDS output. Used in combination with primary
H A Dti,sn65dsi83.yaml7 title: SN65DSI83 and SN65DSI84 DSI to LVDS bridge chip
14 to 1x Single-link LVDS
17 to 1x Dual-link or 2x Single-link LVDS
86 description: Video port for LVDS Channel-A output (panel or bridge).
87 $ref: '#/$defs/lvds-port'
90 description: Video port for LVDS Channel-B output (panel or bridge).
91 $ref: '#/$defs/lvds-port'
103 lvds-port:
113 ti,lvds-termination-ohms:
118 ti,lvds-vod-swing-clock-microvolt:
[all …]
H A Dtoshiba,tc358775.yaml7 title: Toshiba TC358775 DSI to LVDS bridge
13 This binding supports DSI to LVDS bridges TC358765 and TC358775
17 Up to 1600x1200 24-bit/pixel resolution for single-link LVDS display panel
18 limited by 135 MHz LVDS speed
19 Up to WUXGA (1920x1200 24-bit pixels) resolution for dual-link LVDS display
20 panel, limited by 270 MHz LVDS speed.
33 description: 1.2V LVDS Power Supply
75 Video port for LVDS output (panel or connector).
80 Video port for Dual link LVDS output (panel or connector).
110 /* For single-link LVDS display panel */
[all …]
H A Dthine,thc63lvd1024.yaml7 title: Thine Electronics THC63LVD1024 LVDS Decoder
14 The THC63LVD1024 is a dual link LVDS receiver designed to convert LVDS
16 modes, handling up to two LVDS input streams and up to two digital CMOS/TTL
45 description: First LVDS input port
49 description: Second LVDS input port
73 Power supply for the TTL output, TTL CLOCKOUT signal, LVDS input, PLL and
87 lvds-decoder {
H A Dmicrochip,sam9x75-lvds.yaml4 $id: http://devicetree.org/schemas/display/bridge/microchip,sam9x75-lvds.yaml#
7 title: Microchip SAM9X75 LVDS Controller
15 LVDS output signals. LVDSC functions include bit mapping, balanced mode
20 const: microchip,sam9x75-lvds
49 lvds-controller@f8060000 {
50 compatible = "microchip,sam9x75-lvds";
/linux/drivers/gpu/drm/sun4i/
H A Dsun4i_lvds.c44 struct sun4i_lvds *lvds = in sun4i_lvds_get_modes() local
47 return drm_panel_get_modes(lvds->panel, connector); in sun4i_lvds_get_modes()
70 struct sun4i_lvds *lvds = drm_encoder_to_sun4i_lvds(encoder); in sun4i_lvds_encoder_enable() local
72 DRM_DEBUG_DRIVER("Enabling LVDS output\n"); in sun4i_lvds_encoder_enable()
74 if (lvds->panel) { in sun4i_lvds_encoder_enable()
75 drm_panel_prepare(lvds->panel); in sun4i_lvds_encoder_enable()
76 drm_panel_enable(lvds->panel); in sun4i_lvds_encoder_enable()
82 struct sun4i_lvds *lvds = drm_encoder_to_sun4i_lvds(encoder); in sun4i_lvds_encoder_disable() local
84 DRM_DEBUG_DRIVER("Disabling LVDS output\n"); in sun4i_lvds_encoder_disable()
86 if (lvds->panel) { in sun4i_lvds_encoder_disable()
[all …]
/linux/Documentation/devicetree/bindings/phy/
H A Dfsl,imx8qm-lvds-phy.yaml4 $id: http://devicetree.org/schemas/phy/fsl,imx8qm-lvds-phy.yaml#
7 title: Mixel LVDS PHY for Freescale i.MX8qm SoC
13 The Mixel LVDS PHY IP block is found on Freescale i.MX8qm SoC.
15 groups of four data lanes of LVDS data streams. A phase-locked
17 data streams over a fifth LVDS link. Every cycle of the transmit
19 through the two groups of LVDS data streams. Together with the
20 transmit clocks, the two groups of LVDS data streams form two
21 LVDS channels.
23 The Mixel LVDS PHY found on Freescale i.MX8qm SoC is controlled
30 - fsl,imx8qm-lvds-phy
[all …]
/linux/Documentation/devicetree/bindings/display/panel/
H A Dpanel-lvds.yaml4 $id: http://devicetree.org/schemas/display/panel/panel-lvds.yaml#
7 title: Generic LVDS Display Panel
15 - $ref: /schemas/display/lvds.yaml#
21 const: panel-lvds
42 # Admatec 9904379 10.1" 1024x600 LVDS panel
47 # AUO G084SN05 V9 8.4" 800x600 LVDS panel
49 # Chunghwa Picture Tubes Ltd. 7" WXGA (800x1280) TFT LCD LVDS panel
51 # EDT ETML0700Z8DHA 7.0" Full HD (1920x1080) color TFT LCD LVDS panel
53 # EDT ETML0700Z9NDHA 7.0" WSVGA (1024x600) color TFT LCD LVDS panel
55 # HannStar Display Corp. HSD101PWW2 10.1" WXGA (1280x800) LVDS panel
[all …]
/linux/Documentation/devicetree/bindings/display/imx/
H A Dfsl,imx6q-ldb.yaml7 title: Freescale LVDS Display Bridge (ldb)
10 The LVDS Display Bridge device tree node contains up to two lvds-channel
11 nodes describing each of the two LVDS encoder channels of the bridge.
38 The phandle points to the iomuxc-gpr region containing the LVDS
67 if it exists, only LVDS channel 0 should
72 '^lvds-channel@[0-1]$':
75 Each LVDS Channel has to contain either an of graph link to a panel device node
77 LVDS display as well as the fsl,data-mapping and fsl,data-width properties.
114 (lvds-channel@[0,1], respectively).
116 to the four LVDS multiplexer inputs.
[all …]
/linux/arch/arm64/boot/dts/renesas/
H A Dr8a774c0-ek874-idk-2121wr.dts4 * connected to an Advantech IDK-2121WR 21.5" LVDS panel
23 panel-lvds {
24 compatible = "advantech,idk-2121wr", "panel-lvds";
49 dual-lvds-odd-pixels;
57 dual-lvds-even-pixels;
68 * When GP0_17 is low LVDS[01] are connected to the LVDS connector
69 * When GP0_17 is high LVDS[01] are connected to the LT8918L
71 lvds-connector-en-hog {
75 line-name = "lvds-connector-en-gpio";
/linux/Documentation/devicetree/bindings/display/rockchip/
H A Drockchip,lvds.yaml4 $id: http://devicetree.org/schemas/display/rockchip/rockchip,lvds.yaml#
7 title: Rockchip low-voltage differential signal (LVDS) transmitter
16 - rockchip,px30-lvds
17 - rockchip,rk3288-lvds
43 enum: [rgb, lvds, duallvds]
90 const: rockchip,px30-lvds
109 const: rockchip,rk3288-lvds
130 lvds: lvds@ff96c000 {
131 compatible = "rockchip,rk3288-lvds";
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7s-colibri-iris-v2.dts31 * This switches the LVDS transceiver to VESA color mapping mode.
33 lvds-color-map-hog {
43 * This switches the LVDS transceiver to the 24-bit RGB mode.
45 lvds-rgb-mode-hog {
53 * This switches the LVDS transceiver to the single-channel
56 lvds-ch-mode-hog {
63 /* This turns the LVDS transceiver on */
64 lvds-power-on-hog {
H A Dimx7d-colibri-iris-v2.dts31 * This switches the LVDS transceiver to VESA color mapping mode.
33 lvds-color-map-hog {
43 * This switches the LVDS transceiver to the 24-bit RGB mode.
45 lvds-rgb-mode-hog {
53 * This switches the LVDS transceiver to the single-channel
56 lvds-ch-mode-hog {
63 /* This turns the LVDS transceiver on */
64 lvds-power-on-hog {
H A Dimx6ull-colibri-wifi-iris-v2.dts31 /* This turns the LVDS transceiver on */
32 lvds-power-on-hog {
42 * This switches the LVDS transceiver to the single-channel
45 lvds-ch-mode-hog {
53 * This switches the LVDS transceiver to the 24-bit RGB mode.
55 lvds-rgb-mode-hog {
65 * This switches the LVDS transceiver to VESA color mapping mode.
67 lvds-color-map-hog {
H A Dimx6ull-colibri-iris-v2.dts31 /* This turns the LVDS transceiver on */
32 lvds-power-on-hog {
42 * This switches the LVDS transceiver to the single-channel
45 lvds-ch-mode-hog {
53 * This switches the LVDS transceiver to the 24-bit RGB mode.
55 lvds-rgb-mode-hog {
65 * This switches the LVDS transceiver to VESA color mapping mode.
67 lvds-color-map-hog {
/linux/drivers/gpu/drm/gma500/
H A Dpsb_intel_lvds.c26 * LVDS I2C backlight control macros
85 * Set LVDS backlight level by I2C command
152 dev_info(dev->dev, "Backlight lvds set brightness %08x\n", in psb_lvds_pwm_set_brightness()
160 * Set LVDS backlight level either by I2C or PWM
169 dev_err(dev->dev, "NO LVDS backlight info\n"); in psb_intel_lvds_set_brightness()
251 /* XXX: We never power down the LVDS pairs. */ in psb_intel_lvds_encoder_dpms()
264 lvds_priv->saveLVDS = REG_READ(LVDS); in psb_intel_lvds_save()
317 REG_WRITE(LVDS, lvds_priv->saveLVDS); in psb_intel_lvds_restore()
377 /* PSB requires the LVDS is on pipe B, MRST has only one pipe anyway */ in psb_intel_lvds_mode_fixup()
379 pr_err("Can't support LVDS on pipe A\n"); in psb_intel_lvds_mode_fixup()
[all …]
H A Dcdv_intel_lvds.c28 * LVDS I2C backlight control macros
145 /* XXX: We never power down the LVDS pairs. */ in cdv_intel_lvds_encoder_dpms()
196 pr_err("Can't enable LVDS and another encoder on the same pipe\n"); in cdv_intel_lvds_mode_fixup()
271 * The LVDS pin pair will already have been turned on in the in cdv_intel_lvds_mode_set()
422 * the LVDS is present.
425 * If no child dev is parsed from VBT, it assumes that the LVDS is present.
451 * the VBT correctly. Since LVDS requires additional in lvds_is_present_in_vbt()
453 * a good indicator that the LVDS is actually present. in lvds_is_present_in_vbt()
461 * the OpRegion then they have validated the LVDS's existence. in lvds_is_present_in_vbt()
471 * cdv_intel_lvds_init - setup LVDS connectors on this device
[all …]
/linux/drivers/gpu/drm/i915/display/
H A Dintel_lvds.c59 /* Private structure for the integrated LVDS support */
203 …drm_dbg(display->drm, "LVDS PPS:power_up %d power_down %d power_cycle %d backlight_on %d backlight… in intel_lvds_pps_get_hw_state()
293 * Set the dithering flag on LVDS as needed, note that there is no in intel_pre_enable_lvds()
294 * special lvds dither control bit on pch-split platforms, dithering is in intel_pre_enable_lvds()
299 * Bspec wording suggests that LVDS port dithering only exists in intel_pre_enable_lvds()
431 drm_err(display->drm, "Can't support LVDS on pipe A\n"); in intel_lvds_compute_config()
449 "forcing display bpp (was %d) to LVDS (%d)\n", in intel_lvds_compute_config()
525 DRM_INFO("Skipping LVDS initialization for %s\n", id->ident); in intel_no_lvds_dmi_callback()
529 /* These systems claim to have LVDS, but really don't */
744 DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident); in intel_dual_link_lvds_callback()
[all …]
H A Dintel_lvds_regs.h11 /* LVDS port control */
12 #define LVDS _MMIO(0x61180) macro
14 * Enables the LVDS port. This bit must be set before DPLLs are enabled, as
15 * the DPLL semantics change when the LVDS is assigned to that pipe.
18 /* Selects pipe B for LVDS data. Must be set on pre-965. */
23 /* LVDS dithering flag on 965/g4x platform */
25 /* LVDS sync polarity flags. Set to invert (i.e. negative) */
/linux/drivers/gpu/drm/amd/display/dc/bios/
H A Dbios_parser.c1081 /* for SS_Info table only support DP and LVDS */ in get_ss_info_from_tbl()
1302 ATOM_LVDS_INFO_V12 *lvds; in get_embedded_panel_info_v1_2() local
1310 lvds = in get_embedded_panel_info_v1_2()
1313 if (!lvds) in get_embedded_panel_info_v1_2()
1316 if (1 != lvds->sHeader.ucTableFormatRevision in get_embedded_panel_info_v1_2()
1317 || 2 > lvds->sHeader.ucTableContentRevision) in get_embedded_panel_info_v1_2()
1324 le16_to_cpu(lvds->sLCDTiming.usPixClk) * 10; in get_embedded_panel_info_v1_2()
1327 le16_to_cpu(lvds->sLCDTiming.usHActive); in get_embedded_panel_info_v1_2()
1329 * borders duing this translation, but LVDS generally*/ in get_embedded_panel_info_v1_2()
1331 * now. May need to revisit if we ever have LVDS with borders*/ in get_embedded_panel_info_v1_2()
[all …]
/linux/drivers/gpu/drm/stm/
H A DKconfig27 tristate "STMicroelectronics LVDS Display Interface Transmitter DRM driver"
30 Enable support for LVDS encoders on STMicroelectronics SoC.
31 The STM LVDS is a bridge which serialize pixel stream onto
32 a LVDS protocol.
35 called lvds.
/linux/drivers/gpu/drm/radeon/
H A Dradeon_legacy_encoders.c72 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv; in radeon_legacy_lvds_update() local
73 panel_pwr_delay = lvds->panel_pwr_delay; in radeon_legacy_lvds_update()
74 if (lvds->bl_dev) in radeon_legacy_lvds_update()
75 backlight_level = lvds->backlight_level; in radeon_legacy_lvds_update()
77 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv; in radeon_legacy_lvds_update() local
78 panel_pwr_delay = lvds->panel_pwr_delay; in radeon_legacy_lvds_update()
79 if (lvds->bl_dev) in radeon_legacy_lvds_update()
80 backlight_level = lvds->backlight_level; in radeon_legacy_lvds_update()
84 /* macs (and possibly some x86 oem systems?) wire up LVDS strangely in radeon_legacy_lvds_update()
153 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv; in radeon_legacy_lvds_dpms() local
[all …]
H A Dradeon_combios.c1087 struct radeon_encoder_lvds *lvds; in radeon_legacy_get_lvds_info_from_regs() local
1092 lvds = kzalloc_obj(struct radeon_encoder_lvds); in radeon_legacy_get_lvds_info_from_regs()
1094 if (!lvds) in radeon_legacy_get_lvds_info_from_regs()
1101 lvds->panel_pwr_delay = 200; in radeon_legacy_get_lvds_info_from_regs()
1102 lvds->panel_vcc_delay = 2000; in radeon_legacy_get_lvds_info_from_regs()
1104 lvds->lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL); in radeon_legacy_get_lvds_info_from_regs()
1105 lvds->panel_digon_delay = (lvds_ss_gen_cntl >> RADEON_LVDS_PWRSEQ_DELAY1_SHIFT) & 0xf; in radeon_legacy_get_lvds_info_from_regs()
1106 lvds->panel_blon_delay = (lvds_ss_gen_cntl >> RADEON_LVDS_PWRSEQ_DELAY2_SHIFT) & 0xf; in radeon_legacy_get_lvds_info_from_regs()
1109 lvds->native_mode.vdisplay = in radeon_legacy_get_lvds_info_from_regs()
1113 lvds->native_mode.vdisplay = in radeon_legacy_get_lvds_info_from_regs()
[all …]
/linux/Documentation/devicetree/bindings/display/
H A Dlvds.yaml4 $id: http://devicetree.org/schemas/display/lvds.yaml#
7 title: LVDS Display Common Properties
10 - $ref: lvds-data-mapping.yaml#
17 This binding extends the data mapping defined in lvds-data-mapping.yaml.
20 data formats and layouts is used to drive LVDS displays.

12345678910>>...14