Home
last modified time | relevance | path

Searched +full:host +full:- +full:to +full:- +full:chip (Results 1 – 25 of 924) sorted by relevance

12345678910>>...37

/linux/drivers/mmc/host/
H A Dsdhci-pci-o2micro.c1 // SPDX-License-Identifier: GPL-2.0-only
11 #include <linux/mmc/host.h>
18 #include "sdhci-pci.h"
84 static void sdhci_o2_wait_card_detect_stable(struct sdhci_host *host) in sdhci_o2_wait_card_detect_stable() argument
94 scratch32 = sdhci_readl(host, SDHCI_PRESENT_STATE); in sdhci_o2_wait_card_detect_stable()
101 mmc_hostname(host->mmc)); in sdhci_o2_wait_card_detect_stable()
102 sdhci_dumpregs(host); in sdhci_o2_wait_card_detect_stable()
109 static void sdhci_o2_enable_internal_clock(struct sdhci_host *host) in sdhci_o2_enable_internal_clock() argument
116 scratch32 = sdhci_readl(host, O2_PLL_DLL_WDT_CONTROL1); in sdhci_o2_enable_internal_clock()
118 sdhci_writel(host, scratch32, O2_PLL_DLL_WDT_CONTROL1); in sdhci_o2_enable_internal_clock()
[all …]
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
3 # MMC/SD host controller drivers
6 comment "MMC/SD/SDIO Host Controller Drivers"
9 bool "MMC host drivers debugging"
13 say N here. This enables MMC host driver debugging. And further
14 added host drivers please don't invent their private macro for
21 If you say yes here, you will get support for eMMC host interface
42 This option will enable the dma to work correctly, if you are using
43 Qcom SOCs and MMC, you would probably need this option to get DMA working.
52 This selects the STMicroelectronics STM32 SDMMC host controller.
[all …]
/linux/drivers/mtd/nand/raw/
H A Dlpc32xx_slc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
24 #include <linux/dma-mapping.h>
30 #define LPC32XX_MODNAME "lpc32xx-nand"
86 #define SLCTAC_CLOCKS(c, n, s) (min_t(u32, DIV_ROUND_UP(c, n) - 1, 0xF) << s)
90 /* Write pulse width in clock cycles, 1 to 16 clocks */
92 /* Write hold time of control and data signals, 1 to 16 clocks */
94 /* Write setup time of control and data signals, 1 to 16 clocks */
98 /* Read pulse width in clock cycles, 1 to 16 clocks */
100 /* Read hold time of control and data signals, 1 to 16 clocks */
102 /* Read setup time of control and data signals, 1 to 16 clocks */
[all …]
H A Dmxc_nand.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
28 #define NFC_V1_V2_BUF_SIZE (host->regs + 0x00)
29 #define NFC_V1_V2_BUF_ADDR (host->regs + 0x04)
30 #define NFC_V1_V2_FLASH_ADDR (host->regs + 0x06)
31 #define NFC_V1_V2_FLASH_CMD (host->regs + 0x08)
32 #define NFC_V1_V2_CONFIG (host->regs + 0x0a)
33 #define NFC_V1_V2_ECC_STATUS_RESULT (host->regs + 0x0c)
34 #define NFC_V1_V2_RSLTMAIN_AREA (host->regs + 0x0e)
35 #define NFC_V21_RSLTSPARE_AREA (host->regs + 0x10)
[all …]
H A Dqcom_nandc.c1 // SPDX-License-Identifier: GPL-2.0-only
9 #include <linux/dma-mapping.h>
192 #define nandc_set_read_loc_first(chip, reg, cw_offset, read_size, is_last_read_loc) \ argument
193 nandc_set_reg(chip, reg, \
198 #define nandc_set_read_loc_last(chip, reg, cw_offset, read_size, is_last_read_loc) \ argument
199 nandc_set_reg(chip, reg, \
207 #define dev_cmd_reg_addr(nandc, reg) ((nandc)->props->dev_cmd_reg_start + (reg))
210 #define nandc_reg_phys(chip, offset) ((chip)->base_phys + (offset)) argument
213 #define reg_buf_dma_addr(chip, vaddr) \ argument
214 ((chip)->reg_read_dma + \
[all …]
H A Dfsmc_nand.c1 // SPDX-License-Identifier: GPL-2.0
20 #include <linux/dma-direction.h>
21 #include <linux/dma-mapping.h>
29 #include <linux/mtd/nand-ecc-sw-hamming.h>
37 #include <mtd/mtd-abi.h>
98 * According to SPEAr300 Reference Manual (RM0082)
99 * TOUDEL = 7ns (Output delay from the flip-flops to the board)
100 * TINDEL = 5ns (Input delay from the board to the flipflop)
120 * struct fsmc_nand_data - structure for FSMC NAND device state
124 * @nand: Chip related info for a NAND flash.
[all …]
H A Dlpc32xx_mlc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
11 * - Read: Auto Decode
12 * - Write: Auto Encode
13 * - Tested Page Sizes: 2048, 4096
32 #include <linux/dma-mapping.h>
134 if (section >= nand_chip->ecc.steps) in lpc32xx_ooblayout_ecc()
135 return -ERANGE; in lpc32xx_ooblayout_ecc()
137 oobregion->offset = ((section + 1) * 16) - nand_chip->ecc.bytes; in lpc32xx_ooblayout_ecc()
138 oobregion->length = nand_chip->ecc.bytes; in lpc32xx_ooblayout_ecc()
148 if (section >= nand_chip->ecc.steps) in lpc32xx_ooblayout_free()
[all …]
H A Dsocrates_nand.c1 // SPDX-License-Identifier: GPL-2.0-only
33 * socrates_nand_write_buf - write buffer to chip
34 * @this: NAND chip object
36 * @len: number of bytes to write
42 struct socrates_nand_host *host = nand_get_controller_data(this); in socrates_nand_write_buf() local
45 out_be32(host->io_base, FPGA_NAND_ENABLE | in socrates_nand_write_buf()
52 * socrates_nand_read_buf - read chip data into buffer
53 * @this: NAND chip object
54 * @buf: buffer to store date
55 * @len: number of bytes to read
[all …]
H A Dhisi504_nand.c1 // SPDX-License-Identifier: GPL-2.0-or-later
5 * Copyright © 2012-2014 HiSilicon Technologies Co., Ltd.
21 #include <linux/dma-mapping.h>
126 struct nand_chip chip; member
144 static inline unsigned int hinfc_read(struct hinfc_host *host, unsigned int reg) in hinfc_read() argument
146 return readl(host->iobase + reg); in hinfc_read()
149 static inline void hinfc_write(struct hinfc_host *host, unsigned int value, in hinfc_write() argument
152 writel(value, host->iobase + reg); in hinfc_write()
155 static void wait_controller_finished(struct hinfc_host *host) in wait_controller_finished() argument
161 val = hinfc_read(host, HINFC504_STATUS); in wait_controller_finished()
[all …]
/linux/drivers/usb/host/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0
3 # USB Host Controller Drivers
5 comment "USB Host Controller Drivers"
11 The Cypress C67x00 (EZ-Host/EZ-OTG) chips are dual-role
12 host/peripheral/OTG USB controllers.
14 Enable this option to support this chip in host controller mode.
17 To compile this driver as a module, choose M here: the
24 The eXtensible Host Controller Interface (xHCI) is standard for USB 3.0
25 "SuperSpeed" host controller hardware.
27 To compile this driver as a module, choose M here: the
[all …]
/linux/drivers/spi/
H A Dspi-hisi-kunpeng.c1 // SPDX-License-Identifier: GPL-2.0-only
8 // This code is based on spi-dw-core.c.
120 u8 div_post; /* value from 0 to 255 */
121 u8 div_pre; /* value from 2 to 254 (even only!) */
165 struct spi_controller *host; in hisi_spi_debugfs_init() local
167 host = container_of(hs->dev, struct spi_controller, dev); in hisi_spi_debugfs_init()
168 snprintf(name, 32, "hisi_spi%d", host->bus_num); in hisi_spi_debugfs_init()
169 hs->debugfs = debugfs_create_dir(name, NULL); in hisi_spi_debugfs_init()
170 if (IS_ERR(hs->debugfs)) in hisi_spi_debugfs_init()
171 return -ENOMEM; in hisi_spi_debugfs_init()
[all …]
H A Dspi-dw-core.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <linux/dma-mapping.h>
18 #include <linux/spi/spi-mem.h>
23 #include "spi-dw.h"
66 snprintf(name, 32, "dw_spi%d", dws->host->bus_num); in dw_spi_debugfs_init()
67 dws->debugfs = debugfs_create_dir(name, NULL); in dw_spi_debugfs_init()
69 dws->regset.regs = dw_spi_dbgfs_regs; in dw_spi_debugfs_init()
70 dws->regset.nregs = ARRAY_SIZE(dw_spi_dbgfs_regs); in dw_spi_debugfs_init()
71 dws->regset.base = dws->regs; in dw_spi_debugfs_init()
72 debugfs_create_regset32("registers", 0400, dws->debugfs, &dws->regset); in dw_spi_debugfs_init()
[all …]
/linux/drivers/mtd/nand/raw/brcmnand/
H A Dbrcmnand.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright © 2010-2015 Broadcom Corporation
17 #include <linux/dma-mapping.h>
36 * This flag controls if WP stays on between erase/write commands to mitigate
37 * flash corruption due to power glitches. Values:
237 /* List of NAND hosts (one for each chip-select) */
240 /* EDU info, per-transaction */
258 int (*dma_trans)(struct brcmnand_host *host, u64 addr, u32 *buf,
261 /* in-memory cache of the FLASH_CACHE, used only for some commands */
267 const u8 *cs_offsets; /* within each chip-select */
[all …]
/linux/sound/pci/
H A Dcs4281.c1 // SPDX-License-Identifier: GPL-2.0-or-later
29 static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 0-MAX */
53 #define BA0_HISR 0x0000 /* Host Interrupt Status Register */
60 #define BA0_HISR_GPPI (1<<5) /* General Purpose Input (Primary chip) */
61 #define BA0_HISR_GPSI (1<<4) /* General Purpose Input (Secondary chip) */
67 #define BA0_HICR 0x0008 /* Host Interrupt Control Register */
72 #define BA0_HIMR 0x000c /* Host Interrupt Mask Register */
77 #define BA0_HDSR0 0x00f0 /* Host DMA Engine 0 Status Register */
78 #define BA0_HDSR1 0x00f4 /* Host DMA Engine 1 Status Register */
79 #define BA0_HDSR2 0x00f8 /* Host DMA Engine 2 Status Register */
[all …]
/linux/drivers/ufs/host/
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0+
3 # Kernel configuration file for the UFS host controller drivers.
5 # Copyright (C) 2011-2013 Samsung India Software Operations
15 This selects the PCI UFS Host Controller Interface. Select this if
16 you have UFS Host Controller with PCI Interface.
23 tristate "DesignWare pci support using a G210 Test Chip"
26 Synopsys Test Chip is a PHY for prototyping purposes.
34 This selects the UFS host controller support. Select this if
45 This selects the Cadence-specific additions to UFSHCD platform driver.
50 tristate "DesignWare platform support using a G210 Test Chip"
[all …]
/linux/Documentation/scsi/
H A D53c700.rst1 .. SPDX-License-Identifier: GPL-2.0
10 This driver supports the 53c700 and 53c700-66 chips. It also supports
12 does sync (-66 and 710 only), disconnects and tag command queueing.
14 Since the 53c700 must be interfaced to a bus, you need to wrapper the
18 The comments in the 53c700.[ch] files tell you which parts you need to
19 fill in to get the driver working.
33 Using the Chip Core Driver
36 In order to plumb the 53c700 chip core driver into a working SCSI
37 driver, you need to know three things about the way the chip is wired
44 Optionally, you may also need to know other things, like how to read
[all …]
/linux/include/linux/
H A Dti_wilink_st.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * To be included by the protocol stack drivers for
5 * Texas Instruments BT,FM and GPS combo chip drivers
6 * and also serves the sub-modules of the shared transport driver.
8 * Copyright (C) 2009-2010 Texas Instruments
18 * enum proto-type - The protocol on WiLink chips which share a
29 * struct st_proto_s - Per Protocol structure from BT/FM/GPS to ST
32 * @recv: the receiver callback pointing to a function in the
35 * @match_packet: reserved for future use, to make ST more generic
36 * @reg_complete_cb: callback handler pointing to a function in protocol
[all …]
/linux/drivers/ata/
H A Dsata_sx4.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * sata_sx4.c - Promise SATA
6 * Please ALWAYS copy linux-ide@vger.kernel.org
9 * Copyright 2003-2004 Red Hat, Inc.
12 * as Documentation/driver-api/libata.rst
19 -------------------
21 The SX4 (PDC20621) chip features a single Host DMA (HDMA) copy
23 Data is copied to/from DIMM memory by the HDMA engine, before
24 handing off to one (or more) of the ATA engines. The ATA
27 The SX4 behaves like a PATA chip, with no SATA controls or
[all …]
/linux/drivers/scsi/sym53c8xx_2/
H A Dsym_glue.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * of PCI-SCSI IO processors.
6 * Copyright (C) 1999-2001 Gerard Roudier <groudier@free.fr>
7 * Copyright (c) 2003-2005 Matthew Wilcox <matthew@wil.cx>
10 * Copyright (C) 1998-2000 Gerard Roudier
13 * a port of the FreeBSD ncr driver to Linux-1.2.13.
17 * Stefan Esser <se@mi.Uni-Koeln.de>
25 *-----------------------------------------------------------------------------
62 MODULE_PARM_DESC(cmd_per_lun, "The maximum number of tags to use by default");
63 MODULE_PARM_DESC(burst, "Maximum burst. 0 to disable, 255 to read from registers");
[all …]
/linux/sound/soc/sof/intel/
H A Dmtl.c1 // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
16 #include "../ipc4-priv.h"
19 #include "hda-ipc.h"
20 #include "../sof-audio.h"
34 * clear busy interrupt to tell dsp controller this interrupt has been accepted, in mtl_ipc_host_done()
40 * clear busy bit to ack dsp the msg has been processed and send reply msg to dsp in mtl_ipc_host_done()
49 * set DONE bit - tell DSP we have received the reply msg from DSP, and processed it, in mtl_ipc_dsp_done()
50 * don't send more reply to host in mtl_ipc_dsp_done()
66 if (sdev->dspless_mode_selected) in mtl_dsp_check_ipc_irq()
100 struct sof_intel_hda_dev *hdev = sdev->pdata->hw_pdata; in mtl_ipc_send_msg()
[all …]
/linux/drivers/scsi/
H A Dfdomain.c1 // SPDX-License-Identifier: GPL-2.0
3 * Driver for Future Domain TMC-16x0 and TMC-3260 SCSI host adapters
12 * TMC-1800, TMC-18C50, TMC-18C30, TMC-36C70
14 * Future Domain TMC-1650, TMC-1660, TMC-1670, TMC-1680, TMC-1610M/MER/MEX
15 * Future Domain TMC-3260 (PCI)
16 * Quantum ISA-200S, ISA-250MG
17 * Adaptec AHA-2920A (PCI) [BUT *NOT* AHA-2920C -- use aic7xxx instead]
22 * The Adaptec AHA-2920C has an Adaptec AIC-7850 chip on it.
25 * The Adaptec AHA-2920A has a Future Domain chip on it, so this is the right
27 * "2920", so you'll have to look on the card for a Future Domain logo, or a
[all …]
H A DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
29 If you want to use a SCSI hard disk, SCSI tape drive, SCSI CD-ROM or
31 the name of your SCSI host adapter (the card inside your computer
35 You also need to say Y here if you have a device which speaks
40 To compile this driver as a module, choose M here and read
79 comment "SCSI support type (disk, tape, CD-ROM)"
86 If you want to use SCSI hard disks, Fibre Channel disks,
89 the IOMEGA ZIP drive, say Y and read the SCSI-HOWTO,
90 the Disk-HOWTO and the Multi-Disk-HOWTO, available from
92 CD-ROMs.
[all …]
/linux/arch/powerpc/platforms/cell/
H A Dspider-pic.c1 // SPDX-License-Identifier: GPL-2.0-or-later
21 /* register layout taken from Spider spec, table 7.4-4 */
53 struct irq_domain *host; member
67 return pic->regs + TIR_CFGA + 8 * src; in spider_get_irq_config()
96 /* Only interrupts 47 to 50 can be set to edge */ in spider_ack_irq()
101 out_be32(pic->regs + TIR_EDC, 0x100 | (src & 0xf)); in spider_ack_irq()
116 return -EINVAL; in spider_set_irq_type()
134 return -EINVAL; in spider_set_irq_type()
138 * that I've kept around is the priority to the BE which I set to in spider_set_irq_type()
140 * that's supposed to make any kind of sense however, we'll have to in spider_set_irq_type()
[all …]
/linux/arch/powerpc/platforms/embedded6xx/
H A Dhlwd-pic.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * arch/powerpc/platforms/embedded6xx/hlwd-pic.c
9 #define DRV_MODULE_NAME "hlwd-pic"
19 #include "hlwd-pic.h"
38 * IRQ chip hooks.
81 .name = "hlwd-pic",
89 * IRQ host hooks.
98 irq_set_chip_data(virq, h->host_data); in hlwd_pic_map()
110 void __iomem *io_base = h->host_data; in __hlwd_pic_get_irq()
123 struct irq_chip *chip = irq_desc_get_chip(desc); in hlwd_pic_irq_cascade() local
[all …]
/linux/drivers/memstick/host/
H A Djmb38x_ms.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * jmb38x_ms.c - JMicron jmb38x MemoryStick card reader
11 #include <linux/dma-mapping.h>
48 struct jmb38x_ms *chip; member
154 static unsigned int jmb38x_ms_read_data(struct jmb38x_ms_host *host, in jmb38x_ms_read_data() argument
159 while (host->io_pos && length) { in jmb38x_ms_read_data()
160 buf[off++] = host->io_word[0] & 0xff; in jmb38x_ms_read_data()
161 host->io_word[0] >>= 8; in jmb38x_ms_read_data()
162 length--; in jmb38x_ms_read_data()
163 host->io_pos--; in jmb38x_ms_read_data()
[all …]

12345678910>>...37