| /linux/Documentation/devicetree/bindings/mmc/ |
| H A D | mtk-sd.yaml | 97 hs400-ds-delay: 100 HS400 DS delay setting. 113 mediatek,hs400-cmd-int-delay: 116 HS400 command internal delay setting. 122 mediatek,hs400-cmd-resp-sel-rising: 125 HS400 command response sample selection. 126 If present, HS400 command responses are sampled on rising edges. 127 If not present, HS400 command responses are sampled on falling edges. 129 mediatek,hs400-ds-dly3: 137 value with corner IC and it is valid only for HS400 mode. [all …]
|
| H A D | nvidia,tegra20-sdhci.yaml | 100 The DQS trim values are only used on controllers which support HS400 101 timing. Only SDMMC4 on Tegra210 and Tegra186 supports HS400. 109 description: Specify DQS trim value for HS400 timing. 136 nvidia,pad-autocal-pull-down-offset-hs400: 137 description: Specify drive strength calibration offsets for HS400 mode. 158 and HS400 timing specific values are used in corresponding modes if 171 nvidia,pad-autocal-pull-up-offset-hs400: 172 description: Specify drive strength calibration offsets for HS400 mode.
|
| H A D | mmc-controller-common.yaml | 215 mmc-hs400-1_2v: 218 eMMC HS400 mode (1.2V I/O) is supported. 220 mmc-hs400-1_8v: 223 eMMC HS400 mode (1.8V I/O) is supported. 225 mmc-hs400-enhanced-strobe: 228 eMMC HS400 enhanced strobe mode is supported 230 no-mmc-hs400: 233 All eMMC HS400 modes are not supported.
|
| H A D | cdns,sdhci.yaml | 97 HS200, HS400 and HS400_ES. 104 Value of the delay introduced on the sdclk output for HS200, HS400 and 113 HS400 / HS400_ES speed modes. 156 mmc-hs400-1_8v;
|
| H A D | sprd,sdhci-r11.yaml | 99 mmc-hs400-enhanced-strobe; 100 mmc-hs400-1_8v; 109 sprd,phy-delay-mmc-hs400 = <0x44 0x7f 0x2e 0x2e>;
|
| /linux/arch/arm64/boot/dts/exynos/ |
| H A D | exynos7885-jackpotlte.dts | 67 mmc-hs400-1_8v; 70 mmc-hs400-enhanced-strobe; 77 samsung,dw-mshc-hs400-timing = <0 2>;
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt7986a-bananapi-bpi-r3-emmc.dtso | 19 mmc-hs400-1_8v; 20 hs400-ds-delay = <0x14014>;
|
| H A D | mt7988a-bananapi-bpi-r4-pro-emmc.dtso | 22 mmc-hs400-1_8v; 23 hs400-ds-delay = <0x12814>;
|
| H A D | mt8390-grinn-genio-som.dtsi | 41 mmc-hs400-1_8v; 46 hs400-ds-delay = <0x1481b>;
|
| H A D | mt7986a-rfb.dts | 102 mmc-hs400-1_8v; 103 hs400-ds-delay = <0x14014>;
|
| H A D | mt8188-evb.dts | 102 hs400-ds-delay = <0x1481b>; 107 mmc-hs400-1_8v;
|
| H A D | mt8183-evb.dts | 109 mmc-hs400-1_8v; 113 hs400-ds-delay = <0x12814>;
|
| /linux/arch/arm64/boot/dts/qcom/ |
| H A D | ipq9574-rdp418.dts | 24 mmc-hs400-1_8v; 25 mmc-hs400-enhanced-strobe;
|
| /linux/arch/riscv/boot/dts/spacemit/ |
| H A D | k1-musepi-pro.dts | 40 mmc-hs400-1_8v; 41 mmc-hs400-enhanced-strobe;
|
| H A D | k1-orangepi-r2s.dts | 28 mmc-hs400-1_8v; 29 mmc-hs400-enhanced-strobe;
|
| H A D | k1-bananapi-f3.dts | 58 mmc-hs400-1_8v; 59 mmc-hs400-enhanced-strobe;
|
| /linux/arch/arm64/boot/dts/ti/ |
| H A D | k3-am62p-main.dtsi | 59 mmc-hs400-1_8v; 61 ti,otap-del-sel-hs400 = <0x5>;
|
| /linux/arch/arm64/boot/dts/sprd/ |
| H A D | whale2.dtsi | 169 sprd,phy-delay-mmc-hs400 = <0x44 0x7f 0x2e 0x2e>; 179 mmc-hs400-enhanced-strobe; 180 mmc-hs400-1_8v;
|
| /linux/arch/arm64/boot/dts/renesas/ |
| H A D | r8a77980a-condor-i.dts | 18 mmc-hs400-1_8v;
|
| H A D | r8a774e1-hihope-rzg2h.dts | 40 mmc-hs400-1_8v;
|
| H A D | r8a774b1-hihope-rzg2n.dts | 40 mmc-hs400-1_8v;
|
| H A D | r8a774b1-hihope-rzg2n-rev2.dts | 40 mmc-hs400-1_8v;
|
| /linux/drivers/mmc/host/ |
| H A D | sdhci-xenon-phy.c | 348 * and before HS400 data strobe setting. 466 /* Set HS400 Data Strobe and Enhanced Strobe */ 479 dev_dbg(mmc_dev(host->mmc), "starts HS400 strobe delay adjustment\n"); in xenon_emmc_phy_strobe_delay_adj() 489 * 1. card is in HS400 mode and in xenon_emmc_phy_strobe_delay_adj() 668 /* Hardware team recommend a value for HS400 */ in xenon_emmc_phy_set() 766 * HS400 set Data Strobe and Enhanced Strobe if it is supported.
|
| /linux/arch/arm64/boot/dts/freescale/ |
| H A D | fsl-lx2162a-sr-som.dtsi | 28 mmc-hs400-1_8v;
|
| H A D | s32g274a-rdb2.dts | 71 * However, this is not enough to enable HS400 or HS200 modes for eMMC.
|