Home
last modified time | relevance | path

Searched full:hifsys (Results 1 – 9 of 9) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/arm/mediatek/
H A Dmediatek,hifsys.txt1 Mediatek hifsys controller
4 The Mediatek hifsys controller provides various clocks and reset
10 - "mediatek,mt2701-hifsys", "syscon"
11 - "mediatek,mt7622-hifsys", "syscon"
12 - "mediatek,mt7623-hifsys", "mediatek,mt2701-hifsys", "syscon"
15 The hifsys controller uses the common clk binding from
21 hifsys: clock-controller@1a000000 {
22 compatible = "mediatek,mt2701-hifsys", "syscon";
/freebsd/sys/contrib/device-tree/Bindings/clock/
H A Dmediatek,mt2701-hifsys.yaml4 $id: http://devicetree.org/schemas/clock/mediatek,mt2701-hifsys.yaml#
7 title: MediaTek HIFSYS clock and reset controller
10 The MediaTek HIFSYS controller provides various clocks and reset outputs to
20 - mediatek,mt2701-hifsys
21 - mediatek,mt7622-hifsys
24 - mediatek,mt7623-hifsys
25 - const: mediatek,mt2701-hifsys
46 compatible = "mediatek,mt2701-hifsys";
/freebsd/sys/contrib/device-tree/Bindings/pci/
H A Dmediatek-pcie.txt76 hifsys: syscon@1a000000 {
77 compatible = "mediatek,mt7623-hifsys",
78 "mediatek,mt2701-hifsys",
101 <&hifsys CLK_HIFSYS_PCIE0>,
102 <&hifsys CLK_HIFSYS_PCIE1>,
103 <&hifsys CLK_HIFSYS_PCIE2>;
105 resets = <&hifsys MT2701_HIFSYS_PCIE0_RST>,
106 <&hifsys MT2701_HIFSYS_PCIE1_RST>,
107 <&hifsys MT2701_HIFSYS_PCIE2_RST>;
/freebsd/sys/contrib/device-tree/src/arm/mediatek/
H A Dmt7623.dtsi745 hifsys: syscon@1a000000 { label
746 compatible = "mediatek,mt7623-hifsys",
747 "mediatek,mt2701-hifsys",
770 <&hifsys CLK_HIFSYS_PCIE0>,
771 <&hifsys CLK_HIFSYS_PCIE1>,
772 <&hifsys CLK_HIFSYS_PCIE2>;
774 resets = <&hifsys MT2701_HIFSYS_PCIE0_RST>,
775 <&hifsys MT2701_HIFSYS_PCIE1_RST>,
776 <&hifsys MT2701_HIFSYS_PCIE2_RST>;
865 clocks = <&hifsys CLK_HIFSYS_USB0PHY>,
[all …]
H A Dmt2701.dtsi599 hifsys: syscon@1a000000 { label
600 compatible = "mediatek,mt2701-hifsys", "syscon";
612 clocks = <&hifsys CLK_HIFSYS_USB0PHY>,
652 clocks = <&hifsys CLK_HIFSYS_USB1PHY>,
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dmediatek,net.yaml64 mediatek,hifsys:
67 Phandle to the mediatek hifsys controller used to provide various clocks
450 mediatek,hifsys = <&hifsys>;
/freebsd/sys/contrib/device-tree/include/dt-bindings/reset/
H A Dmt2701-resets.h66 /* HIFSYS resets */
/freebsd/sys/contrib/device-tree/src/arm64/mediatek/
H A Dmt7622.dtsi919 hifsys: clock-controller@1af00000 { label
920 compatible = "mediatek,mt7622-hifsys";
991 mediatek,hifsys = <&hifsys>;
/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/
H A Dmt2701-clk.h406 /* HIFSYS */