Home
last modified time | relevance | path

Searched full:gating (Results 1 – 25 of 253) sorted by relevance

1234567891011

/linux/drivers/clk/qcom/
H A Dclk-branch.h13 * struct clk_branch - gating clock with status bit and dynamic hardware gating
15 * @hwcg_reg: dynamic hardware clock gating register
16 * @hwcg_bit: ORed with @hwcg_reg to enable dynamic hardware clock gating
42 * struct clk_mem_branch - gating clock which are associated with memories
44 * @mem_enable_reg: branch clock memory gating register
47 * @branch: branch clock gating handle
/linux/sound/soc/intel/catpt/
H A Ddsp.c169 /* wait for SRAM power gating to propagate */ in catpt_dsp_set_srampge()
207 /* disable core clock gating */ in catpt_dsp_update_srampge()
212 /* enable core clock gating */ in catpt_dsp_update_srampge()
361 /* disable core clock gating */ in catpt_dsp_power_down()
374 /* switch clock gating */ in catpt_dsp_power_down()
382 /* SRAM power gating all */ in catpt_dsp_power_down()
394 /* enable core clock gating */ in catpt_dsp_power_down()
406 /* disable core clock gating */ in catpt_dsp_power_up()
409 /* switch clock gating */ in catpt_dsp_power_up()
416 /* SRAM power gating none */ in catpt_dsp_power_up()
[all …]
/linux/drivers/accel/amdxdna/
H A Dnpu4_regs.c66 { 1, 1, AIE2_RT_CFG_CLK_GATING }, /* Clock gating on */
67 { 2, 1, AIE2_RT_CFG_CLK_GATING }, /* Clock gating on */
68 { 3, 1, AIE2_RT_CFG_CLK_GATING }, /* Clock gating on */
69 { 4, 1, AIE2_RT_CFG_CLK_GATING }, /* Clock gating on */
/linux/drivers/soc/tegra/
H A Dflowctrl.c84 /* pwr gating on wfe */ in flowctrl_cpu_suspend_enter()
99 * power-gating (like memory running off PLLP), in flowctrl_cpu_suspend_enter()
103 * while wfe for the power-gating, just like it in flowctrl_cpu_suspend_enter()
108 /* pwr gating on wfi */ in flowctrl_cpu_suspend_enter()
115 reg |= FLOW_CTRL_CSR_ENABLE; /* pwr gating */ in flowctrl_cpu_suspend_enter()
/linux/drivers/clk/bcm/
H A Dclk-kona.h98 * Gating control and status is managed by a 32-bit gate register.
100 * There are several types of gating available:
103 * - hardware-only gating (auto-gating)
108 * - software-only gating
109 * Auto-gating is not available for this type of clock.
113 * To ensure a change to the gating status is complete, the
116 * - selectable hardware or software gating
117 * Gating for this type of clock can be configured to be either
125 u32 hw_sw_sel_bit; /* 0: hardware gating; 1: software gating */
/linux/drivers/pmdomain/st/
H A Dste-ux500-pm-domain.c23 * Handle the gating of the PM domain regulator here. in pd_power_off()
27 * callbacks, to be able to enable PM domain gating/ungating. in pd_power_off()
39 * callbacks, to be able to enable PM domain gating/ungating. in pd_power_on()
/linux/drivers/gpu/drm/gma500/
H A Dpsb_device.c89 u32 gating = PSB_RSGX32(PSB_CR_CLKGATECTL); in psb_init_pm() local
90 gating &= ~3; /* Disable 2D clock gating */ in psb_init_pm()
91 gating |= 1; in psb_init_pm()
92 PSB_WSGX32(gating, PSB_CR_CLKGATECTL); in psb_init_pm()
/linux/drivers/gpu/drm/meson/
H A Dmeson_dw_mipi_dsi.h36 * 0=Default, use auto-clock gating to save power;
37 * 1=use free-run clock, disable auto-clock gating, for debug mode.
39 * have auto-clock gating. 1=Enable pixclk. Default 0.
41 * have auto-clock gating. 1=Enable sysclk. Default 0.
/linux/drivers/platform/x86/intel/pmc/
H A DKconfig22 - PCH IP Power Gating status
24 - MPHY/PLL gating status (Sunrisepoint PCH only)
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v4_0.c612 * vcn_v4_0_disable_static_power_gating - disable VCN static power gating
616 * Disable static power gating for VCN block
678 * vcn_v4_0_enable_static_power_gating - enable VCN static power gating
682 * Enable static power gating for VCN block
734 * vcn_v4_0_disable_clock_gating - disable VCN clock gating
738 * Disable clock gating for VCN block
846 * vcn_v4_0_disable_clock_gating_dpg_mode - disable VCN clock gating dpg mode
852 * Disable clock gating for VCN block with dpg mode
865 /* enable sw clock gating control */ in vcn_v4_0_disable_clock_gating_dpg_mode()
891 /* turn off clock gating */ in vcn_v4_0_disable_clock_gating_dpg_mode()
[all …]
H A Dvcn_v3_0.c772 * vcn_v3_0_disable_clock_gating - disable VCN clock gating
776 * Disable clock gating for VCN block
916 /* enable sw clock gating control */ in vcn_v3_0_clock_gating_dpg_mode()
946 /* turn off clock gating */ in vcn_v3_0_clock_gating_dpg_mode()
950 /* turn on SUVD clock gating */ in vcn_v3_0_clock_gating_dpg_mode()
960 * vcn_v3_0_enable_clock_gating - enable VCN clock gating
964 * Enable clock gating for VCN block
1040 /* enable dynamic power gating mode */ in vcn_v3_0_start_dpg_mode()
1049 /* enable clock gating */ in vcn_v3_0_start_dpg_mode()
1211 /* disable VCN power gating */ in vcn_v3_0_start()
[all …]
/linux/sound/hda/common/
H A Djack.c207 /* A gating jack indicates the jack is invalid if gating is unplugged */ in jack_detect_update()
376 * snd_hda_jack_set_gating_jack - Set gating jack.
379 * @gating_nid: gating pin NID
381 * Indicates the gated jack is only valid when the gating jack is plugged.
387 struct hda_jack_tbl *gating = in snd_hda_jack_set_gating_jack() local
392 if (!gated || !gating) in snd_hda_jack_set_gating_jack()
396 gating->gated_jack = gated_nid; in snd_hda_jack_set_gating_jack()
481 * to make sure that all gating jacks properly have been set in snd_hda_jack_report_sync()
/linux/drivers/media/dvb-frontends/
H A Ddib3000mc.h48 int gating);
69 int gating) in dib3000mc_get_tuner_i2c_master() argument
H A Ddib9000.h35 …pter *dib9000_get_i2c_master(struct dvb_frontend *fe, enum dibx000_i2c_interface intf, int gating);
52 …apter *dib9000_get_i2c_master(struct dvb_frontend *fe, enum dibx000_i2c_interface intf, int gating) in dib9000_get_i2c_master() argument
/linux/sound/soc/sof/intel/
H A Dhda-ctrl.c159 * enable/disable audio dsp clock gating and power gating bits.
168 /* enable/disable audio dsp clock gating */ in hda_dsp_ctrl_clock_power_gating()
178 /* enable/disable audio dsp power gating */ in hda_dsp_ctrl_clock_power_gating()
H A Dhda-ipc.h43 /* Prevent clock gating (0 - cg allowed, 1 - DSP clock always on) */
45 /* Prevent power gating (0 - deep power state transitions allowed) */
/linux/include/ufs/
H A Dufshcd.h390 /* clock gating state */
399 * struct ufs_clk_gating - UFS clock gating related info
404 * @clk_gating_workq: workqueue for clock gating work.
408 * @delay_ms: gating delay in ms
409 * @is_suspended: clk gating is suspended when set to 1 which can be used
412 * @enable_attr: sysfs attribute to enable/disable clock gating
413 * @is_enabled: Indicates the current status of clock gating
414 * @is_initialized: Indicates whether clock gating is initialized or not
416 * completion before gating clocks.
694 /* Allow dynamic clk gating */
[all...]
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Drockchip,rk3399-dmc.yaml79 Defines the memory self-refresh and controller clock gating idle period.
81 arg gating started if bus is idle for sr_mc_gate_idle*1024 DFI clock
300 Defines the memory self-refresh and controller clock gating idle period in nanoseconds.
302 arg gating started if bus is idle for sr_mc_gate_idle nanoseconds.
330 Defines the self-refresh and memory-controller clock gating disable
/linux/drivers/gpu/drm/amd/display/dc/core/
H A Ddc_vm_helper.c45 /* Pre-init system aperture start/end for all HUBP instances (if not gating?) in dc_setup_system_context()
46 * or cache system aperture if using power gating in dc_setup_system_context()
/linux/sound/soc/intel/avs/
H A Dptl.c42 /* Prevent power gating of DSP domain. */ in avs_ptl_core_power_on()
60 /* Allow power gating of DSP domain. No STS polling as HOST is only one of its users. */ in avs_ptl_core_power_off()
/linux/Documentation/devicetree/bindings/clock/
H A Dimx8qxp-lpcg.yaml7 title: NXP i.MX8QXP LPCG (Low-Power Clock Gating) Clock
17 This level of clock gating is provided after the clocks are generated
/linux/arch/arm/mach-socfpga/
H A Dself-refresh.S48 /* Enable dynamic clock gating in the Power Control Register. */
115 /* Disable dynamic clock gating in the Power Control Register. */
/linux/drivers/media/platform/samsung/s5p-mfc/
H A Ds5p_mfc_pm.c82 /* prepare for software clock gating */ in s5p_mfc_power_on()
97 /* finish software clock gating */ in s5p_mfc_power_off()
/linux/Documentation/devicetree/bindings/power/
H A Dfsl,imx-gpcv2.yaml13 The i.MX7S/D General Power Control (GPC) block contains Power Gating
19 described as subnodes of the power gating controller 'pgc' node.
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
H A Ddcn10_dwb.c71 /* disable power gating */ in dwb1_enable()
95 /* enable power gating */ in dwb1_disable()

1234567891011