Searched full:gcc_pcie_0_phy_bcr (Results 1 – 25 of 28) sorted by relevance
12
/freebsd/sys/contrib/device-tree/include/dt-bindings/reset/ |
H A D | qcom,gcc-apq8084.h | 91 #define GCC_PCIE_0_PHY_BCR 82 macro
|
/freebsd/sys/contrib/device-tree/include/dt-bindings/clock/ |
H A D | qcom,qdu1000-gcc.h | 151 #define GCC_PCIE_0_PHY_BCR 6 149 #define GCC_PCIE_0_PHY_BCR global() macro
|
H A D | qcom,gcc-qcs404.h | 166 #define GCC_PCIE_0_PHY_BCR 10 macro
|
H A D | qcom,gcc-sm6350.h | 166 #define GCC_PCIE_0_PHY_BCR 7 macro
|
H A D | qcom,gcc-sc7280.h | 210 #define GCC_PCIE_0_PHY_BCR 1 macro
|
H A D | qcom,sm8550-gcc.h | 190 #define GCC_PCIE_0_PHY_BCR 6 macro
|
H A D | qcom,gcc-sdm845.h | 229 #define GCC_PCIE_0_PHY_BCR 24 macro
|
H A D | qcom,gcc-sm8450.h | 206 #define GCC_PCIE_0_PHY_BCR 7 macro
|
H A D | qcom,gcc-sm8150.h | 218 #define GCC_PCIE_0_PHY_BCR 5 macro
|
H A D | qcom,gcc-sm8250.h | 219 #define GCC_PCIE_0_PHY_BCR 7 macro
|
H A D | qcom,gcc-sm8350.h | 221 #define GCC_PCIE_0_PHY_BCR 7 macro
|
H A D | qcom,sa8775p-gcc.h | 272 #define GCC_PCIE_0_PHY_BCR 10 macro
|
H A D | qcom,gcc-sc8180x.h | 258 #define GCC_PCIE_0_PHY_BCR 5 macro
|
H A D | qcom,gcc-msm8998.h | 282 #define GCC_PCIE_0_PHY_BCR 76 macro
|
H A D | qcom,gcc-msm8996.h | 320 #define GCC_PCIE_0_PHY_BCR 80 macro
|
H A D | qcom,gcc-sc8280xp.h | 406 #define GCC_PCIE_0_PHY_BCR 4 macro
|
/freebsd/sys/contrib/device-tree/Bindings/phy/ |
H A D | qcom,msm8996-qmp-pcie-phy.yaml | 154 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
|
/freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | msm8998.dtsi | 987 resets = <&gcc GCC_PCIE_0_PHY_BCR>, <&gcc GCC_PCIE_PHY_BCR>;
|
H A D | msm8996.dtsi | 706 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
|
H A D | sc8180x.dtsi | 1810 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
|
H A D | sm8350.dtsi | 1608 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
|
H A D | sm8150.dtsi | 1937 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
|
H A D | sa8775p.dtsi | 5649 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
|
H A D | sm8650.dtsi | 2334 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
|
H A D | sdm845.dtsi | 2410 resets = <&gcc GCC_PCIE_0_PHY_BCR>;
|
12