Home
last modified time | relevance | path

Searched +full:dsa +full:- +full:v2 (Results 1 – 25 of 29) sorted by relevance

12

/linux/Documentation/devicetree/bindings/iio/frequency/
H A Dadi,admfm2000.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Kim Seer Paller <kimseer.paller@analog.com>
16 It consists of a LNA, mixer, IF filter, DSA, and IF amplifier for each down
22 - adi,admfm2000
24 '#address-cells':
27 '#size-cells':
31 "^channel@[0-1]$":
44 adi,mixer-mode:
[all …]
/linux/Documentation/devicetree/bindings/net/
H A Dhisilicon-hns-dsaf.txt1 Hisilicon DSA Fabric device controller
4 - compatible: should be "hisilicon,hns-dsaf-v1" or "hisilicon,hns-dsaf-v2".
5 "hisilicon,hns-dsaf-v1" is for hip05.
6 "hisilicon,hns-dsaf-v2" is for Hi1610 and Hi1612.
7 - mode: dsa fabric mode string. only support one of dsaf modes like these:
8 "2port-64vf",
9 "6port-16rss",
10 "6port-16vf",
11 "single-port".
12 - interrupts: should contain the DSA Fabric and rcb interrupt.
[all …]
/linux/net/dsa/
H A Dtag_ocelot_8021q.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright 2020-2021 NXP
4 * An implementation of the software-defined tag_8021q.c tagger format, which
7 * - pushing the RX VLAN as a second, outer tag, on egress towards the CPU port
8 * - redirecting towards the correct front port based on TX VLAN and popping
11 #include <linux/dsa/8021q.h>
12 #include <linux/dsa/ocelot.h>
17 #define OCELOT_8021Q_NAME "ocelot-8021q"
27 struct ocelot_8021q_tagger_private *priv = dp->ds->tagger_data; in ocelot_defer_xmit()
28 struct ocelot_8021q_tagger_data *data = &priv->data; in ocelot_defer_xmit()
[all …]
H A Dtag_ocelot.c1 // SPDX-License-Identifier: GPL-2.0
4 #include <linux/dsa/ocelot.h>
15 struct dsa_switch *ds = dp->ds; in ocelot_xmit_common()
26 netdev_get_prio_tc_map(netdev, skb->priority) : skb->priority; in ocelot_xmit_common()
34 ocelot_ifh_set_src(injection, ds->num_ports); in ocelot_xmit_common()
53 ocelot_ifh_set_dest(injection, BIT_ULL(dp->index)); in ocelot_xmit()
65 seville_ifh_set_dest(injection, BIT_ULL(dp->index)); in seville_xmit()
75 u8 *start = skb->data; in ocelot_rcv()
81 /* Revert skb->data by the amount consumed by the DSA conduit, in ocelot_rcv()
86 * into the DSA conduit's RX filter. Discard it now by moving it into in ocelot_rcv()
[all …]
H A Dtag_gswip.c1 // SPDX-License-Identifier: GPL-2.0
3 * Intel / Lantiq GSWIP V2.0 PMAC tag support
5 * Copyright (C) 2017 - 2018 Hauke Mehrtens <hauke@hauke-m.de>
11 #include <net/dsa.h>
69 gswip_tag = skb->data; in gswip_tag_xmit()
73 gswip_tag[3] = BIT(dp->index + GSWIP_TX_PORT_MAP_SHIFT) & GSWIP_TX_PORT_MAP_MASK; in gswip_tag_xmit()
88 gswip_tag = skb->data - ETH_HLEN; in gswip_tag_rcv()
92 skb->dev = dsa_conduit_find_user(dev, 0, port); in gswip_tag_rcv()
93 if (!skb->dev) in gswip_tag_rcv()
110 MODULE_DESCRIPTION("DSA tag driver for Lantiq / Intel GSWIP switches");
H A Dtag_rzn1_a5psw.c1 // SPDX-License-Identifier: GPL-2.0-only
11 #include <net/dsa.h>
20 * |<--------------->|
58 /* make room between MACs and Ether-Type to insert tag */ in a5psw_tag_xmit()
63 data2_val = FIELD_PREP(A5PSW_CTRL_DATA_PORT, BIT(dp->index)); in a5psw_tag_xmit()
64 ptag->ctrl_tag = htons(ETH_P_DSA_A5PSW); in a5psw_tag_xmit()
65 ptag->ctrl_data = htons(A5PSW_CTRL_DATA_FORCE_FORWARD); in a5psw_tag_xmit()
66 ptag->ctrl_data2_lo = htons(data2_val); in a5psw_tag_xmit()
67 ptag->ctrl_data2_hi = 0; in a5psw_tag_xmit()
79 dev_warn_ratelimited(&dev->dev, in a5psw_tag_rcv()
[all …]
H A Dtag_sja1105.c1 // SPDX-License-Identifier: GPL-2.0
5 #include <linux/dsa/sja1105.h>
6 #include <linux/dsa/8021q.h>
23 /* Trap-to-host format (no trailer present) */
33 /* Meta frame format (for 2-step TX timestamps) */
74 return ds->tagger_data; in sja1105_tagger_private()
77 /* Similar to is_link_local_ether_addr(hdr->h_des
[all...]
H A Dtag_ar9331.c1 // SPDX-License-Identifier: GPL-2.0
22 /* AR9331_HDR_RESERVED - not used or may be version field.
39 hdr |= AR9331_HDR_FROM_CPU | dp->index; in ar9331_tag_xmit()
77 skb->dev = dsa_conduit_find_user(ndev, 0, port); in ar9331_tag_rcv()
78 if (!skb->dev) in ar9331_tag_rcv()
92 MODULE_DESCRIPTION("DSA tag driver for Atheros AR9331 SoC with built-in switch");
93 MODULE_LICENSE("GPL v2");
/linux/drivers/net/dsa/xrs700x/
H A Dxrs700x_i2c.c1 // SPDX-License-Identifier: GPL-2.0
84 priv = xrs700x_switch_alloc(&i2c->dev, i2c); in xrs700x_i2c_probe()
86 return -ENOMEM; in xrs700x_i2c_probe()
88 priv->regmap = devm_regmap_init(&i2c->dev, NULL, &i2c->dev, in xrs700x_i2c_probe()
90 if (IS_ERR(priv->regmap)) { in xrs700x_i2c_probe()
91 ret = PTR_ERR(priv->regmap); in xrs700x_i2c_probe()
92 dev_err(&i2c->dev, "Failed to initialize regmap: %d\n", ret); in xrs700x_i2c_probe()
100 /* Main DSA driver may not be started yet. */ in xrs700x_i2c_probe()
130 { "xrs700x-switch" },
147 .name = "xrs700x-i2c",
[all …]
H A Dxrs700x_mdio.c1 // SPDX-License-Identifier: GPL-2.0
28 struct device *dev = &mdiodev->dev; in xrs700x_mdio_reg_read()
63 struct device *dev = &mdiodev->dev; in xrs700x_mdio_reg_write()
101 .max_register = XRS_VLAN(VLAN_N_VID - 1),
112 priv = xrs700x_switch_alloc(&mdiodev->dev, mdiodev); in xrs700x_mdio_probe()
114 return -ENOMEM; in xrs700x_mdio_probe()
116 priv->regmap = devm_regmap_init(&mdiodev->dev, NULL, mdiodev, in xrs700x_mdio_probe()
118 if (IS_ERR(priv->regmap)) { in xrs700x_mdio_probe()
119 ret = PTR_ERR(priv->regmap); in xrs700x_mdio_probe()
120 dev_err(&mdiodev->dev, "Failed to initialize regmap: %d\n", ret); in xrs700x_mdio_probe()
[all …]
/linux/include/uapi/linux/
H A Dif_ether.h1 /* SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note */
58 #define ETH_P_BATMAN 0x4305 /* B.A.T.M.A.N.-Advanced packet [ NOT AN OFFICIALLY REGISTERED ID ] */
77 #define ETH_P_WCCP 0x883E /* Web-cache coordination protocol
78 * defined in draft-wilson-wrec-wccp-v2-00.txt */
85 #define ETH_P_ATMFATE 0x8884 /* Frame-based ATM Transport
104 #define ETH_P_PRP 0x88FB /* IEC 62439-3 PRP/HSRv0 */
111 #define ETH_P_HSR 0x892F /* IEC 62439-3 HSRv1 */
117 #define ETH_P_EDSA 0xDADA /* Ethertype DSA [ NOT AN OFFICIALLY REGISTERED ID ] */
118 #define ETH_P_DSA_8021Q 0xDADB /* Fake VLAN Header for DSA [ NOT AN OFFICIALLY REGISTERED ID ] */
120 #define ETH_P_IFE 0xED3E /* ForCES inter-FE LFB type */
[all …]
/linux/drivers/dma/idxd/
H A Dbus.c1 // SPDX-License-Identifier: GPL-2.0
13 struct device_driver *drv = &idxd_drv->drv; in __idxd_driver_register()
15 if (!idxd_drv->type) { in __idxd_driver_register()
17 return -EINVAL; in __idxd_driver_register()
20 drv->name = idxd_drv->name; in __idxd_driver_register()
21 drv->bus = &dsa_bus_type; in __idxd_driver_register()
22 drv->owner = owner; in __idxd_driver_register()
23 drv->mod_name = mod_name; in __idxd_driver_register()
31 driver_unregister(&idxd_drv->drv); in idxd_driver_unregister()
43 while (idxd_drv->type[i] != IDXD_DEV_NONE) { in idxd_config_bus_match()
[all …]
H A Dinit.c1 // SPDX-License-Identifier: GPL-2.0
10 #include <linux/dma-mapping.h>
13 #include <linux/io-64-nonatomic-lo-hi.h>
25 MODULE_DESCRIPTION("Intel Data Streaming Accelerator and In-Memory Analytics Accelerator common dri…
26 MODULE_LICENSE("GPL v2");
45 .name_prefix = "dsa",
51 .user_submission_safe = false, /* See INTEL-SA-01084 security advisory */
62 .user_submission_safe = false, /* See INTEL-SA-01084 security advisory */
70 /* DSA ver 1.0 platforms */
72 /* DSA on GNR-D platforms */
[all …]
/linux/drivers/net/dsa/microchip/
H A Dksz8863_smi.c1 // SPDX-License-Identifier: GPL-2.0
34 mdev = dev->priv; in ksz8863_mdio_read()
36 mutex_lock_nested(&mdev->bus->mdio_lock, MDIO_MUTEX_NESTED); in ksz8863_mdio_read()
40 ret = __mdiobus_read(mdev->bus, ((tmp & 0xE0) >> 5) | in ksz8863_mdio_read()
50 mutex_unlock(&mdev->bus->mdio_lock); in ksz8863_mdio_read()
63 mdev = dev->priv; in ksz8863_mdio_write()
68 mutex_lock_nested(&mdev->bus->mdio_lock, MDIO_MUTEX_NESTED); in ksz8863_mdio_write()
69 for (i = 0; i < (count - 4); i++) { in ksz8863_mdio_write()
72 ret = __mdiobus_write(mdev->bus, ((tmp & 0xE0) >> 5), in ksz8863_mdio_write()
79 mutex_unlock(&mdev->bus->mdio_lock); in ksz8863_mdio_write()
[all …]
/linux/drivers/net/dsa/
H A Dvitesse-vsc73xx-spi.c1 // SPDX-License-Identifier: GPL-2.0
2 /* DSA driver for:
3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
4 * Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
6 * Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
20 #include "vitesse-vsc73xx.h"
30 * struct vsc73xx_spi - VSC73xx SPI state container
55 struct vsc73xx_spi *vsc_spi = vsc->priv; in vsc73xx_spi_read()
63 return -EINVAL; in vsc73xx_spi_read()
[all …]
H A Dvitesse-vsc73xx-core.c1 // SPDX-License-Identifier: GPL-2.0
2 /* DSA driver for:
3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch
4 * Vitesse VSC7388 SparX-G8 8-port Integrated Gigabit Ethernet Switch
5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch
6 * Vitesse VSC7398 SparX-G8e 8-port Integrated Gigabit Ethernet Switch
8 * These switches have a built-in 8051 CPU and can download and execute a
10 * handling the switch in a memory-mapped manner by connecting to that external
30 #include <linux/dsa/8021q.h>
32 #include <net/dsa.h>
[all …]
H A Dlan9303-core.c1 // SPDX-License-Identifier: GPL-2.0-only
195 /* the built-in PHYs are of type LAN911X */
256 if (ret != -EAGAIN) in lan9303_read()
261 return -EIO; in lan9303_read()
272 ret = lan9303_read(chip->regmap, offset, &reg); in lan9303_read_wait()
274 dev_err(chip->dev, "%s failed to read offset %d: %d\n", in lan9303_read_wait()
283 return -ETIMEDOUT; in lan9303_read_wait()
292 return -EINVAL; in lan9303_virt_phy_reg_read()
294 ret = lan9303_read(chip->regmap, LAN9303_VIRT_PHY_BASE + regnum, &val); in lan9303_virt_phy_reg_read()
304 return -EINVAL; in lan9303_virt_phy_reg_write()
[all …]
/linux/arch/arm64/boot/dts/hisilicon/
H A Dhip06.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 compatible = "hisilicon,hip06-d03";
12 interrupt-parent = <&gic>;
13 #address-cells = <2>;
14 #size-cells = <2>;
17 compatible = "arm,psci-0.2";
22 #address-cells = <1>;
23 #size-cells = <0>;
25 cpu-map {
[all …]
H A Dhip07.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 compatible = "hisilicon,hip07-d05";
12 interrupt-parent = <&gic>;
13 #address-cells = <2>;
14 #size-cells = <2>;
17 compatible = "arm,psci-0.2";
22 #address-cells = <1>;
23 #size-cells = <0>;
25 cpu-map {
[all …]
/linux/drivers/net/dsa/sja1105/
H A Dsja1105_main.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright (c) 2018, Sensor-Technik Wiedemann GmbH
3 * Copyright (c) 2018-2019, Vladimir Oltean <olteanv@gmail.com>
22 #include <linux/dsa/8021q.h>
76 vlan = priv->static_config.tables[BLK_IDX_VLAN_LOOKUP].entries; in sja1105_is_vlan_configured()
77 count = priv->static_config.tables[BLK_IDX_VLAN_LOOKUP].entry_count; in sja1105_is_vlan_configured()
84 return -1; in sja1105_is_vlan_configured()
89 struct sja1105_private *priv = ds->priv; in sja1105_drop_untagged()
92 mac = priv->static_config.tables[BLK_IDX_MAC_CONFIG].entries; in sja1105_drop_untagged()
107 mac = priv->static_config.tables[BLK_IDX_MAC_CONFIG].entries; in sja1105_pvid_apply()
[all …]
/linux/drivers/net/dsa/realtek/
H A Drtl8366rb.c1 // SPDX-License-Identifier: GPL-2.0
9 * Copyright (C) 2009-2010 Gabor Juhos <juhosg@openwrt.org>
27 #include "realtek-smi.h"
28 #include "realtek-mdio.h"
47 /* Switch per-port learning disablement register */
160 * VID such as untagged or priority-tagged frames for respective
163 * a C-tag with VID != 0 for respective port.
363 mib->offset; in rtl8366rb_get_mib_counter()
368 ret = regmap_write(priv->map, addr, 0); /* Write whatever */ in rtl8366rb_get_mib_counter()
373 ret = regmap_read(priv->map, RTL8366RB_MIB_CTRL_REG, &val); in rtl8366rb_get_mib_counter()
[all …]
/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
88 F: drivers/scsi/3w-*
[all …]
/linux/drivers/net/dsa/qca/
H A Dqca8k-8xxx.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright (C) 2011-2012 Gabor Juhos <juhosg@openwrt.org>
14 #include <net/dsa.h>
22 #include <linux/dsa/tag_qca.h>
47 ret = bus->write(bus, phy_id, regnum, lo); in qca8k_mii_write_lo()
49 dev_err_ratelimited(&bus->dev, in qca8k_mii_write_lo()
62 ret = bus->write(bus, phy_id, regnum, hi); in qca8k_mii_write_hi()
64 dev_err_ratelimited(&bus->dev, in qca8k_mii_write_hi()
75 ret = bus->read(bus, phy_id, regnum); in qca8k_mii_read_lo()
83 dev_err_ratelimited(&bus->dev, in qca8k_mii_read_lo()
[all …]
H A Dar9331.c1 // SPDX-License-Identifier: GPL-2.0-only
4 * +----------------------+
5 * GMAC1----RGMII----|--MAC0 |
6 * \---MDIO1----|--REGs |----MDIO3----\
7 * | | | +------+
8 * | | +--| |
9 * | MAC1-|----RMII--M-----| PHY0 |-o P0
10 * | | | | +------+
11 * | | | +--| |
12 * | MAC2-|----RMII--------| PHY1 |-o P1
[all …]
/linux/drivers/dma/
H A Dimx-sdma.c1 // SPDX-License-Identifier: GPL-2.0+
3 // drivers/dma/imx-sdma.c
11 // Copyright 2004-2009 Freescale Semiconductor, Inc. All Rights Reserved.
28 #include <linux/dma-mapping.h>
39 #include <linux/dma/imx-dma.h>
42 #include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
45 #include "virt-dma.h"
130 * 0-7 Lower WML Lower watermark level
145 * 15 --------- MUST BE 0
146 * 16-23 Higher WML HWML
[all …]

12