Home
last modified time | relevance | path

Searched full:dither (Results 1 – 25 of 62) sorted by relevance

123

/linux/Documentation/ABI/testing/
H A Dsysfs-bus-iio-dac-ltc26885 Dither enable. Write 1 to enable dither or 0 to disable it. This is useful
6 for changing the dither parameters. They way it should be done is:
8 - disable dither operation;
9 - change dither parameters (eg: frequency, phase...);
10 - enabled dither operation
16 This raw, unscaled value refers to the dither signal amplitude.
24 Available range for dither raw amplitude values.
37 Sets the dither signal frequency. Units are in Hz.
43 Returns the available values for the dither frequency.
49 Sets the dither signal phase. Units are in Radians.
[all …]
H A Dsysfs-bus-iio-dac-ad57665 Dither enable. Write 1 to enable dither or 0 to disable it.
11 Inverts the dither applied to the selected DAC channel. Dither is not
12 inverted by default. Write "1" to invert dither.
24 Scales the dither before it is applied to the selected channel.
30 Selects dither source applied to the selected channel. Write "0" to
/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_pingpong.h17 * struct dpu_hw_dither_cfg - dither feature structure
19 * @temporal_en: temperal dither enable
24 * @matrix: dither strength matrix
41 * @setup_dither : function to program the dither hw block
76 * @setup_dither: Setup dither matix for pingpong block
H A Ddpu_hw_catalog.c440 /* No dither block */
444 .dither = {.name = "dither", .base = 0x30e0,
449 .dither = {.name = "dither", .base = 0xe0,
454 .dither = {.name = "dither", .base = 0xc0,
/linux/Documentation/devicetree/bindings/iio/dac/
H A Dadi,ltc2688.yaml88 adi,toggle-dither-input:
91 only makes sense for toggle or dither enabled channels. If
93 assumed to be a dither capable channel. Note that multiple channels
104 adi,toggle-dither-input: [ clocks ]
142 adi,toggle-dither-input = <2>;
/linux/drivers/gpu/drm/nouveau/dispnv50/
H A Dhead917d.c41 NVVAL(NV917D, HEAD_SET_DITHER_CONTROL, ENABLE, asyh->dither.enable) | in head917d_dither()
42 NVVAL(NV917D, HEAD_SET_DITHER_CONTROL, BITS, asyh->dither.bits) | in head917d_dither()
43 NVVAL(NV917D, HEAD_SET_DITHER_CONTROL, MODE, asyh->dither.mode) | in head917d_dither()
135 .dither = head917d_dither,
H A Dheadc37d.c96 NVVAL(NVC37D, HEAD_SET_DITHER_CONTROL, ENABLE, asyh->dither.enable) | in headc37d_dither()
97 NVVAL(NVC37D, HEAD_SET_DITHER_CONTROL, BITS, asyh->dither.bits) | in headc37d_dither()
99 NVVAL(NVC37D, HEAD_SET_DITHER_CONTROL, MODE, asyh->dither.mode) | in headc37d_dither()
296 .dither = headc37d_dither,
H A Dhead907d.c88 NVVAL(NV907D, HEAD_SET_DITHER_CONTROL, ENABLE, asyh->dither.enable) | in head907d_dither()
89 NVVAL(NV907D, HEAD_SET_DITHER_CONTROL, BITS, asyh->dither.bits) | in head907d_dither()
90 NVVAL(NV907D, HEAD_SET_DITHER_CONTROL, MODE, asyh->dither.mode) | in head907d_dither()
430 .dither = head907d_dither,
H A Dhead507d.c59 NVVAL(NV507D, HEAD_SET_DITHER_CONTROL, ENABLE, asyh->dither.enable) | in head507d_dither()
60 NVVAL(NV507D, HEAD_SET_DITHER_CONTROL, BITS, asyh->dither.bits) | in head507d_dither()
61 NVVAL(NV507D, HEAD_SET_DITHER_CONTROL, MODE, asyh->dither.mode) | in head507d_dither()
447 .dither = head507d_dither,
H A Dhead827d.c166 .dither = head507d_dither,
/linux/drivers/gpu/drm/nouveau/
H A Dnouveau_connector.c114 *val = asyc->dither.mode; in nouveau_conn_atomic_get_property()
116 *val = asyc->dither.depth; in nouveau_conn_atomic_get_property()
192 if (asyc->dither.mode != val) { in nouveau_conn_atomic_set_property()
193 asyc->dither.mode = val; in nouveau_conn_atomic_set_property()
194 asyc->set.dither = true; in nouveau_conn_atomic_set_property()
198 if (asyc->dither.mode != val) { in nouveau_conn_atomic_set_property()
199 asyc->dither.depth = val; in nouveau_conn_atomic_set_property()
200 asyc->set.dither = true; in nouveau_conn_atomic_set_property()
238 asyc->dither = armc->dither; in nouveau_conn_atomic_duplicate_state()
[all...]
H A Dnouveau_connector.h89 } dither; member
112 bool dither:1; member
/linux/drivers/gpu/drm/i915/display/
H A Ddvo_ns2501.c93 #define NS2501_F9_DITHER_MASK (0x7f<<1) /* controls the dither depth */
94 #define NS2501_F9_DITHER_SHIFT 1 /* shifts the dither mask */
179 * bits control the depth of the dither. The higher the value,
185 #define NS2501_F9_DITHER_MASK (0x7f<<1) /* dither masking */
186 #define NS2501_F9_DITHER_SHIFT 1 /* upshift of the dither mask */
209 u8 dither; /* configuration of the dithering */ member
236 .dither = 0x0f,
256 .dither = 0x0f,
275 .dither = 0x0f,
639 ns2501_writeb(dvo, NS2501_REGF9, conf->dither); in ns2501_mode_set()
/linux/drivers/iio/dac/
H A Dltc2688.c203 /* 2 LSBs set to 0 if writing dither amplitude */ in ltc2688_dac_code_write()
219 * If in dither/toggle mode the dac should be updated by an in ltc2688_dac_code_write()
718 /* calculate available dither frequencies */ in ltc2688_tgp_clk_setup()
785 ret = fwnode_property_read_u32(child, "adi,toggle-dither-input", in ltc2688_channel_config()
790 "toggle-dither-input inv value(%d)\n", in ltc2688_channel_config()
805 * If a TGPx is given, we automatically assume a dither in ltc2688_channel_config()
807 * On top of this we just set here the dither bit in the in ltc2688_channel_config()
809 * global toggle/dither bit is enabled. in ltc2688_channel_config()
/linux/drivers/media/platform/mediatek/mdp3/
H A Dmtk-img-ipi.h75 u32 flags; /* HDR, DRE, dither */
82 u32 flags; /* H-flip, sharpness, dither */
/linux/sound/soc/codecs/
H A Dwm8741.h190 #define WM8741_DITHER_MASK 0x0003 /* DITHER - [1:0] */
191 #define WM8741_DITHER_SHIFT 0 /* DITHER - [1:0] */
192 #define WM8741_DITHER_WIDTH 2 /* DITHER - [1:0] */
H A Dmax98396.c1175 /* Dither Enable */
1176 SOC_SINGLE("Dither Switch", MAX98396_R2092_AMP_DSP_CFG,
1178 SOC_SINGLE("IV Dither Switch", MAX98396_R20E0_IV_SENSE_PATH_CFG,
1248 /* Dither Enable */
1249 SOC_SINGLE("Dither Switch", MAX98396_R2092_AMP_DSP_CFG,
1251 SOC_SINGLE("IV Dither Switch", MAX98396_R20E0_IV_SENSE_PATH_CFG,
/linux/drivers/gpu/drm/nouveau/dispnv04/
H A Ddfp.c421 regp->dither = savep->dither | 0x00010000; in nv04_dfp_mode_set()
424 regp->dither = savep->dither | 0x00000001; in nv04_dfp_mode_set()
439 regp->dither = savep->dither; in nv04_dfp_mode_set()
H A Dhw.c408 regp->dither = NVReadRAMDAC(dev, head, NV_RAMDAC_DITHER_NV11); in nv_save_state_ramdac()
433 regp->dither = NVReadRAMDAC(dev, head, NV_RAMDAC_FP_DITHER); in nv_save_state_ramdac()
485 NVWriteRAMDAC(dev, head, NV_RAMDAC_DITHER_NV11, regp->dither); in nv_load_state_ramdac()
511 NVWriteRAMDAC(dev, head, NV_RAMDAC_FP_DITHER, regp->dither); in nv_load_state_ramdac()
H A Ddisp.h58 uint32_t dither; member
/linux/drivers/gpu/drm/radeon/
H A Drs600.c172 enum radeon_connector_dither dither = RADEON_FMT_DITHER_DISABLE; in avivo_program_fmt() local
177 dither = radeon_connector->dither; in avivo_program_fmt()
189 if (dither == RADEON_FMT_DITHER_ENABLE) in avivo_program_fmt()
190 /* XXX sort out optimal dither settings */ in avivo_program_fmt()
196 if (dither == RADEON_FMT_DITHER_ENABLE) in avivo_program_fmt()
197 /* XXX sort out optimal dither settings */ in avivo_program_fmt()
/linux/drivers/phy/ralink/
H A Dphy-mt7621-pci.c162 /* DDS SSC dither period control */ in mt7621_set_phy_for_ssc()
167 /* DDS SSC dither amplitude control */ in mt7621_set_phy_for_ssc()
/linux/arch/powerpc/include/asm/
H A Dps3av.h257 /* dither */
452 u8 dither; /* in: dither bit length */ member
/linux/drivers/video/fbdev/nvidia/
H A Dnv_type.h62 u32 dither; member
/linux/Documentation/devicetree/bindings/display/mediatek/
H A Dmediatek,merge.yaml94 MERGE input port, usually from DITHER, DPI, DSC, DSI, MDP_RDMA,

123