Home
last modified time | relevance | path

Searched full:data0 (Results 1 – 25 of 83) sorted by relevance

1234

/freebsd/sys/dev/mxge/
H A Dmxge_mcp.h83 uint32_t data0; /* will be low portion if data > 32 bits */ member
191 /* data0 = LSW of the host address
206 /* data0 = slice number if multiple slices are used */
256 data0,data1 = DMA address
267 data0,MSH(data1) = multicast group address */
272 data0,MSH(data1) = multicast group address */
277 /* data0, data1 = bus addr,
294 /* data0 = number of big buffers to use. It must be 0 or a power of 2.
305 /* data0 = number of slices n (0, 1, ..., n-1) to enable
321 /* data0, data1 = bus address lsw, msw */
[all …]
H A Dif_mxge.c476 * results are returned in cmd.data0. The upper 16 in mxge_dma_test()
484 cmd.data0 = MXGE_LOWPART_TO_U32(dmatest_bus); in mxge_dma_test()
492 sc->read_dma = ((cmd.data0>>16) * len * 2) / in mxge_dma_test()
493 (cmd.data0 & 0xffff); in mxge_dma_test()
494 cmd.data0 = MXGE_LOWPART_TO_U32(dmatest_bus); in mxge_dma_test()
502 sc->write_dma = ((cmd.data0>>16) * len * 2) / in mxge_dma_test()
503 (cmd.data0 & 0xffff); in mxge_dma_test()
505 cmd.data0 = MXGE_LOWPART_TO_U32(dmatest_bus); in mxge_dma_test()
513 sc->read_write_dma = ((cmd.data0>>16) * len * 2 * 2) / in mxge_dma_test()
514 (cmd.data0 & 0xffff); in mxge_dma_test()
[all …]
/freebsd/contrib/expat/tests/
H A Dstructdata.c80 StructData_AddItem(StructData *storage, const XML_Char *s, int data0, int data1, in StructData_AddItem() argument
98 entry->data0 = data0; in StructData_AddItem()
132 if (got->data0 != want->data0 || got->data1 != want->data1 in StructData_CheckItems()
137 got->str, want->data0, want->data1, want->data2, got->data0, in StructData_CheckItems()
H A Dstructdata.h44 int data0; member
57 void StructData_AddItem(StructData *storage, const XML_Char *s, int data0,
/freebsd/contrib/ntp/util/
H A Dtg.c72 #define DATA0 200 /* WWV/H 0 pulse */ macro
130 {DATA, DATA0}, /* 1 */
137 {DEC, DATA0}, /* 8 */
143 {DEC, DATA0}, /* 14 */
153 {DEC, DATA0}, /* 24 */
163 {DEC, DATA0}, /* 34 not used */
173 {DEC, DATA0}, /* 44 */
174 {DATA, DATA0}, /* 45 */
175 {DATA, DATA0}, /* 46 */
176 {DATA, DATA0}, /* 47 */
[all …]
H A Dtg2.c246 #define DATA0 (200) /* WWV/H 0 pulse */ macro
338 {DATA, DATA0}, /* 1 */
345 {DEC, DATA0}, /* 8 */
351 {DEC, DATA0}, /* 14 */
361 {DEC, DATA0}, /* 24 */
371 {DEC, DATA0}, /* 34 not used */
381 {DEC, DATA0}, /* 44 */
382 {DATA, DATA0}, /* 45 */
383 {DATA, DATA0}, /* 46 */
384 {DATA, DATA0}, /* 47 */
[all …]
/freebsd/usr.sbin/nfsd/
H A Dpnfsserver.4138 nfsv4-data0:/ /data0 nfs rw,nfsv4,minorversion=2,soft,retrans=2 0 0
159 nfs_server_flags="-u -t -n 128 -p nfsv4-data0:/data0,nfsv4-data1:/data1,nfsv4-data2:/data2,nfsv4-da…
178 nfs_server_flags="-u -t -n 128 -p nfsv4-data0:/data0,nfsv4-data1:/data1,nfsv4-data2:/data2,nfsv4-da…
195 will be stored on nfsv4-data0 and nfsv4-data1, whereas the data files for
199 nfs_server_flags="-u -t -n 128 -p nfsv4-data0:/data0#/export1,nfsv4-data1:/data1#/export1,nfsv4-dat…
H A Dnfsd.8147 nfsv4-data0:/data0,nfsv4-data1:/data1
149 would specify two DS servers called nfsv4-data0 and nfsv4-data1 that comprise
154 .Dq /data0
162 nfsv4-data0:/data0#/export1,nfsv4-data1:/data1#/export2
164 would specify two DSs as above, however nfsv4-data0 will be used to store
/freebsd/sys/contrib/device-tree/src/arm/aspeed/
H A Dfacebook-bmc-flash-layout.dtsi25 * "data0" partition is used by several Facebook BMC platforms
28 data0@1c00000 {
30 label = "data0";
H A Dfacebook-bmc-flash-layout-128.dtsi43 * "data0" partition (8MB) is used by Facebook BMC platforms as
46 data0@7800000 {
48 label = "data0";
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DDSInstructions.td39 bits<1> has_gws_data0 = 0; // data0 is encoded as addr
84 bits<10> data0;
94 !if(!or(ps.has_data0, ps.has_gws_data0), data0{9}, 0));
102 (ins getLdStRegisterOperand<rc>.ret:$data0, Offset:$offset, gds:$gds),
103 " $data0$offset$gds"> {
113 (ins VGPR_32:$addr, getLdStRegisterOperand<rc>.ret:$data0, Offset:$offset, gds:$gds),
114 " $addr, $data0$offset$gds"> {
139 (ins VGPR_32:$addr, data_op:$data0, data_op:$data1, Offset:$offset, gds:$gds),
140 " $addr, $data0, $data1$offset$gds"> {
158 (ins VGPR_32:$addr, data_op:$data0, data_op:$data1,
[all …]
/freebsd/share/man/man4/
H A Dlp.493 2 15 Data0 -> ERROR*
98 15 2 ERROR* -> Data0
116 .It Em Data0 (Pin 2)
163 .It Em Data0 (Pin 2)
/freebsd/sys/contrib/device-tree/Bindings/display/panel/
H A Dlvds.yaml58 DATA0 ><__G0__><__R5__><__R4__><__R3__><__R2__><__R1__><__R0__><
69 DATA0 ><__G2__><__R7__><__R6__><__R5__><__R4__><__R3__><__R2__><
81 DATA0 ><__G0__><__R5__><__R4__><__R3__><__R2__><__R1__><__R0__><
/freebsd/sys/contrib/device-tree/Bindings/display/ti/
H A Dti,omap3-dss.txt86 - lanes: list of pin numbers for the DSI lanes: CLK+, CLK-, DATA0+, DATA0-,
H A Dti,omap5-dss.txt77 - lanes: list of pin numbers for the DSI lanes: CLK+, CLK-, DATA0+, DATA0-,
H A Dti,omap4-dss.txt96 - lanes: list of pin numbers for the DSI lanes: CLK+, CLK-, DATA0+, DATA0-,
/freebsd/sys/dev/etherswitch/micrel/
H A Dksz8995ma.c605 int data0, data1, data2; in ksz8995ma_getvgroup() local
615 data0 = ksz8995ma_readreg(dev, KSZ8995MA_PC1_BASE + in ksz8995ma_getvgroup()
617 vg->es_member_ports = data0 & 0x1f; in ksz8995ma_getvgroup()
629 data0 = ksz8995ma_readreg(dev, KSZ8995MA_IDR0); in ksz8995ma_getvgroup()
630 vlantab = data2 << 16 | data1 << 8 | data0; in ksz8995ma_getvgroup()
649 int data0; in ksz8995ma_setvgroup() local
654 data0 = ksz8995ma_readreg(dev, KSZ8995MA_PC1_BASE + in ksz8995ma_setvgroup()
658 (data0 & 0xe0) | (vg->es_member_ports & 0x1f)); in ksz8995ma_setvgroup()
/freebsd/sys/dev/smc/
H A Dif_smc.c632 smc_write_2(sc, DATA0, 0); in smc_task_tx()
633 smc_write_2(sc, DATA0, len); in smc_task_tx()
642 smc_write_multi_2(sc, DATA0, (uint16_t *)data, m->m_len / 2); in smc_task_tx()
650 smc_write_2(sc, DATA0, (CTRL_ODD << 8) | data[last_len - 1]); in smc_task_tx()
652 smc_write_2(sc, DATA0, 0); in smc_task_tx()
724 status = smc_read_2(sc, DATA0); in smc_task_rx()
725 len = smc_read_2(sc, DATA0) & RX_LEN_MASK; in smc_task_rx()
757 smc_read_multi_2(sc, DATA0, (uint16_t *)data, len >> 1); in smc_task_rx()
760 *data = smc_read_1(sc, DATA0); in smc_task_rx()
/freebsd/sys/contrib/device-tree/src/arm/st/
H A Dstih407-pinctrl.dtsi738 DATA0 = <&pio11 3 ALT1 IN SE_NICLK_IO 0 CLK_A>;
766 DATA0 = <&pio12 7 ALT1 IN SE_NICLK_IO 0 CLK_A>;
794 DATA0 = <&pio14 3 ALT2 IN SE_NICLK_IO 0 CLK_A>;
867 DATA0 = <&pio12 7 ALT3 OUT SE_NICLK_IO 0 CLK_A>;
907 DATA0 = <&pio11 3 ALT3 IN SE_NICLK_IO 0 CLK_A>;
1098 data0 = <&pio33 4 ALT1 OUT>;
1110 data0 = <&pio33 4 ALT1 OUT>;
1121 data0 = <&pio32 4 ALT1 IN>;
1134 data0 = <&pio32 4 ALT1 IN>;
/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Drockchip,i2s-tdm.yaml117 rockchip,i2s-rx-route = <3> would mean sdi3 is receiving from data0.
127 rockchip,i2s-tx-route = <3> would mean sdo3 is sending to data0.
/freebsd/sys/dev/qlxgbe/
H A Dql_isr.c563 ("%s: [sds_idx, data0, data1]="\ in ql_rcv_isr()
575 "%s: [sds_idx, dcount, data0, data1]=" in ql_rcv_isr()
637 ("%s: [sds_idx, data0, data1]="\ in ql_rcv_isr()
646 "%s: [sds_idx, data0, data1]="\ in ql_rcv_isr()
660 "%s: [sds_idx, data0, data1]="\ in ql_rcv_isr()
672 "%s: [sds_idx, data0, data1]="\ in ql_rcv_isr()
/freebsd/sys/dev/mpt/
H A Dmpt_cam.c2287 uint32_t data0, data1; in mpt_cam_event() local
2289 data0 = le32toh(msg->Data[0]); in mpt_cam_event()
2294 (data0 >> 8) & 0xff, data0 & 0xff); in mpt_cam_event()
2300 (data0 >> 8) & 0xff); in mpt_cam_event()
2321 mpt_prt(mpt, "Rescan Port: %d\n", (data0 >> 8) & 0xff); in mpt_cam_event()
2353 ((data0 & 0xff) == 0)? "Failed" : "Active"); in mpt_cam_event()
2357 switch ((data0 >> 16) & 0xff) { in mpt_cam_event()
2363 (data0 >> 8) & 0xff, in mpt_cam_event()
2364 (data0 ) & 0xff); in mpt_cam_event()
2365 switch ((data0 >> 8) & 0xff) { in mpt_cam_event()
[all …]
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/
H A Domap3-n950.dts54 OMAP3_CORE1_IOPAD(0x20dc, PIN_OUTPUT | MUX_MODE1) /* dsi_dx0 - data0+ */
55 OMAP3_CORE1_IOPAD(0x20de, PIN_OUTPUT | MUX_MODE1) /* dsi_dy0 - data0- */
/freebsd/sys/contrib/device-tree/Bindings/display/msm/
H A Ddsi.txt68 The above mapping describes that the logical data lane DATA0 is mapped to
69 the physical data lane DATA3, logical DATA1 to physical DATA0, logic DATA2
/freebsd/contrib/libfido2/src/
H A Dhid_openbsd.c108 * sync of DATA0/DATA1 sequence bit across uhid open/close.
178 * track of the DATA0/DATA1 sequence toggle across uhid device in fido_hid_open()

1234