Home
last modified time | relevance | path

Searched full:cs2 (Results 1 – 25 of 87) sorted by relevance

1234

/linux/Documentation/ABI/testing/
H A Dsysfs-bus-iio-sx93246 SX9324 has 3 inputs, CS0, CS1 and CS2. Hardware layout
19 while CS1 and CS2 are used as shields.
21 [PH1], CS1 is measured, CS0 and CS2 are shield:
23 [PH2], CS2 is measured, CS0 and CS1 are shield:
25 [PH3], CS1 and CS2 are measured (combo mode):
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dmarvell,armada-375-pinctrl.txt21 mpp5 5 gpio, dev(ad7), spi0(cs2), spi1(cs2)
51 mpp35 35 gpio, ge1(rxctl), spi1(cs1), spi0(cs2)
58 mpp42 42 gpio, spi1(cs2), led(c0)
61 mpp45 45 gpio, spi0(cs2), pcie0(rstout)
77 mpp61 61 gpio, i2c1(sda), uart1(rxd), spi1(cs2), led(p0)
H A Dmarvell,armada-370-pinctrl.txt34 spi0(cs2)
77 mpp53 53 gpio, dev(ad14), sd0(clk), tdm(pclk), spi0(cs2),
82 mpp56 56 gpio, dev(cs2), uart1(cts), uart0(cts), spi0(cs3),
96 mpp65 65 gpio, spi0(mosi), spi0(cs2)
H A Dmarvell,armada-38x-pinctrl.txt31 mpp13 13 gpio, ge0(rxd1), pcie0(clkreq), pcie1(clkreq) [1], spi0(cs2), dev(ad15), pci…
44 mpp26 26 gpio, spi0(cs2), i2c1(sck), sd0(d6), dev(cs1)
45 mpp27 27 gpio, spi0(cs3), ge1(txclkout), i2c1(sda), sd0(d7), dev(cs2)
61 mpp43 43 gpio, pcie0(clkreq), dram(vttctrl), dram(deccerr), spi1(cs2), dev(clkout), n…
H A Dmarvell,armada-39x-pinctrl.txt45 mpp26 26 gpio, spi0(cs2), i2c1(sck), sd0(d6), dev(cs1)
46 mpp27 27 gpio, spi0(cs3), i2c1(sda), sd0(d7), dev(cs2), ge(txclkout)
62 mpp43 43 gpio, pcie0(clkreq), dram(vttctrl), dram(deccerr), spi1(cs2), dev(clkout), nand(rb1)
H A Dmarvell,armada-xp-pinctrl.txt63 mpp41 41 gpio, spi0(cs2), uart2(rts), lcd(vga-vsync), sata1(prsnt),
64 pcie(clkreq1), spi1(cs2)
/linux/drivers/pinctrl/mvebu/
H A Dpinctrl-armada-375.c58 MPP_FUNCTION(0x2, "spi0", "cs2"),
59 MPP_FUNCTION(0x3, "spi1", "cs2"),
157 MPP_FUNCTION(0x6, "dev", "cs2")),
218 MPP_FUNCTION(0x4, "spi0", "cs2"),
247 MPP_FUNCTION(0x3, "spi1", "cs2"),
260 MPP_FUNCTION(0x2, "spi0", "cs2"),
263 MPP_FUNCTION(0x6, "spi1", "cs2")),
352 MPP_FUNCTION(0x3, "spi1", "cs2"),
H A Dpinctrl-armada-370.c101 MPP_FUNCTION(0x5, "spi0", "cs2")),
287 MPP_FUNCTION(0x4, "spi0", "cs2"),
302 MPP_FUNCTION(0x1, "dev", "cs2"),
359 MPP_FUNCTION(0x2, "spi0", "cs2")),
H A Dpinctrl-armada-38x.c88 MPP_VAR_FUNCTION(4, "spi0", "cs2", V_88F6810_PLUS),
174 MPP_VAR_FUNCTION(1, "spi0", "cs2", V_88F6810_PLUS),
184 MPP_VAR_FUNCTION(5, "dev", "cs2", V_88F6810_PLUS)),
266 MPP_VAR_FUNCTION(4, "spi1", "cs2", V_88F6810_PLUS),
H A Dpinctrl-armada-39x.c157 MPP_VAR_FUNCTION(1, "spi0", "cs2", V_88F6920_PLUS),
166 MPP_VAR_FUNCTION(5, "dev", "cs2", V_88F6920_PLUS),
246 MPP_VAR_FUNCTION(4, "spi1", "cs2", V_88F6920_PLUS),
/linux/Documentation/devicetree/bindings/pci/
H A Dsnps,dw-pcie-ep.yaml46 CDM/ELBI = 0 and CS2 = 0 or is a contiguous memory region
53 by setting CDM/ELBI = 0 and CS2 = 1. This is an intermix of
63 can be selected by setting CDM/ELBI = 1 and CS2 = 0 wires or can
71 and CS2 = 1. For IP-core releases prior v4.80a, these registers
H A Dsnps,dw-pcie.yaml55 CDM/ELBI = 0 and CS2 = 0 or is a contiguous memory region
62 by setting CDM/ELBI = 0 and CS2 = 1. This is an intermix of
72 can be selected by setting CDM/ELBI = 1 and CS2 = 0 wires or can
80 and CS2 = 1. For IP-core releases prior v4.80a, these registers
/linux/arch/mips/boot/dts/img/
H A Dpistachio.dtsi427 spim0_cs2_pin: spim0-cs2-pin {
428 spim0-cs2 {
434 spim0_cs2_alt_pin: spim0-cs2-alt-pin {
435 spim0-cs2 {
509 spim1_cs2_pin: spim1-cs2-pin {
510 spim1-cs2 {
517 spim1_cs2_alt0_pin: spim1-cs2-alt0-pin {
518 spim1-cs2 {
525 spim1_cs2_alt1_pin: spim1-cs2-alt1-pin {
526 spim1-cs2 {
/linux/drivers/bus/
H A Dimx-weim.c97 05, /* CS0(128M) CS1(0M) CS2(0M) CS3(0M) */ in imx_weim_gpr_setup()
98 033, /* CS0(64M) CS1(64M) CS2(0M) CS3(0M) */ in imx_weim_gpr_setup()
99 0113, /* CS0(64M) CS1(32M) CS2(32M) CS3(0M) */ in imx_weim_gpr_setup()
100 01111, /* CS0(32M) CS1(32M) CS2(32M) CS3(32M) */ in imx_weim_gpr_setup()
H A Dqcom-ebi2.c26 * CS0, CS1, CS4 and CS5 are two bits wide, CS2 and CS3 are one bit.
128 /* CS2 */
/linux/Documentation/devicetree/bindings/spi/
H A Dmarvell,orion-spi.yaml41 - description: CS2 MBUS target/attribute registers for direct mode
93 <MBUS_ID(0x01, 0x9e) 0 0xffffffff>, /* CS2 */
/linux/Documentation/devicetree/bindings/iio/proximity/
H A Dsemtech,sx9310.yaml57 1 2 - CS1 + CS2 (default)
58 0 1 2 3 - CS0 + CS1 + CS2 + CS3
/linux/arch/m68k/include/asm/
H A Dm525xsim.h284 * Setup CS2 for IDE interface.
286 movel #0x50000000,%d0 /* CS2 mapped at 0x50000000 */
288 movel #0x001f0001,%d0 /* CS2 size of 1MB */
290 movew #0x0080,%d0 /* CS2 = 16bit, TA */
H A Dm5272sim.h50 #define MCFSIM_CSBR2 (MCF_MBAR + 0x50) /* CS2 Base Address */
51 #define MCFSIM_CSOR2 (MCF_MBAR + 0x54) /* CS2 Option */
/linux/arch/arm/boot/dts/marvell/
H A Darmada-370-xp.dtsi80 devbus_cs2: devbus-cs2 {
271 <MBUS_ID(0x01, 0x9e) 0 0xffffffff>, /* CS2 */
289 <MBUS_ID(0x01, 0x9a) 0 0xffffffff>, /* CS2 */
/linux/arch/arm/boot/dts/intel/ixp/
H A Dintel-ixp42x-freecom-fsg-3.dts101 /* Small syscon with some LEDs at CS2 */
103 compatible = "freecom,fsg-cs2-system-controller", "syscon";
/linux/arch/sh/include/mach-common/mach/
H A Dsh7785lcr.h14 * 0x08000000 - 0x0bffffff(CS2) | USB | DDR SDRAM
/linux/scripts/gcc-plugins/
H A Dgcc-common.h302 static inline void cgraph_call_edge_duplication_hooks(cgraph_edge *cs1, cgraph_edge *cs2) in cgraph_call_edge_duplication_hooks() argument
304 symtab->call_edge_duplication_hooks(cs1, cs2); in cgraph_call_edge_duplication_hooks()
/linux/arch/powerpc/boot/dts/
H A Dmotionpro.dts101 // 8-bit board CPLD on LocalPlus Bus CS2
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6dl-colibri-eval-v3.dts131 /* weim memory map: 32MB on CS0, CS1, CS2 and CS3 */

1234