CQE (full) in projects: linux - OpenGrok search results

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched full:cqe (Results 1 – 25 of 252) sorted by relevance

12 3 4 5 6 7 8 9 10 11

/linux/drivers/infiniband/hw/mthca/
H A D	mthca_cq.c	174 static inline struct mthca_cqe cqe_sw(struct mthca_cqe cqe) in cqe_sw() argument 176 return MTHCA_CQ_ENTRY_OWNER_HW & cqe->owner ? NULL : cqe; in cqe_sw() 181 return cqe_sw(get_cqe(cq, cq->cons_index & cq->ibcq.cqe)); in next_cqe_sw() 184 static inline void set_cqe_hw(struct mthca_cqe cqe) in set_cqe_hw() argument 186 cqe->owner = MTHCA_CQ_ENTRY_OWNER_HW; in set_cqe_hw() 191 __be32 cqe = cqe_ptr; in dump_cqe() local 193 (void) cqe; /* avoid warning if mthca_dbg compiled away... */ in dump_cqe() 194 mthca_dbg(dev, "CQE contents %08x %08x %08x %08x %08x %08x %08x %08x\n", in dump_cqe() 195 be32_to_cpu(cqe[0]), be32_to_cpu(cqe[1]), be32_to_cpu(cqe[2]), in dump_cqe() 196 be32_to_cpu(cqe[3]), be32_to_cpu(cqe[4]), be32_to_cpu(cqe[5]), in dump_cqe() [all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/
H A D	en_rx.c	66 struct mlx5_cqe64 cqe, u16 cqe_bcnt, u32 head_offset, 70 struct mlx5_cqe64 cqe, u16 cqe_bcnt, u32 head_offset, 72 static void mlx5e_handle_rx_cqe(struct mlx5e_rq rq, struct mlx5_cqe64 cqe); 73 static void mlx5e_handle_rx_cqe_mpwrq(struct mlx5e_rq rq, struct mlx5_cqe64 cqe); 74 static void mlx5e_handle_rx_cqe_mpwrq_shampo(struct mlx5e_rq rq, struct mlx5_cqe64 cqe); 91 struct mlx5_cqe64 cqe) in mlx5e_read_enhanced_title_slot() argument 96 memcpy(title, cqe, sizeof(struct mlx5_cqe64)); in mlx5e_read_enhanced_title_slot() 139 struct mlx5_cqe64 cqe = mlx5_cqwq_get_wqe(wq, ci); in mlx5e_cqes_update_owner() local 141 cqe->op_own = op_own; in mlx5e_cqes_update_owner() 147 struct mlx5_cqe64 cqe in mlx5e_cqes_update_owner() local 197 mlx5e_decompress_enhanced_cqe(struct mlx5e_rq rq,struct mlx5_cqwq * wq,struct mlx5_cqe64 * cqe,int budget_rem) mlx5e_decompress_enhanced_cqe() argument 833 struct mlx5_cqe64 cqe; mlx5e_poll_ico_cq() local 1005 mlx5e_lro_update_tcp_hdr(struct mlx5_cqe64 cqe,struct tcphdr * tcp) mlx5e_lro_update_tcp_hdr() argument 1022 mlx5e_lro_update_hdr(struct sk_buff * skb,struct mlx5_cqe64 * cqe,u32 cqe_bcnt) mlx5e_lro_update_hdr() argument 1116 mlx5e_shampo_get_hd_buf_info(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe,struct mlx5e_dma_info ** di,u32 * head_offset) mlx5e_shampo_get_hd_buf_info() argument 1130 mlx5e_shampo_get_hdr(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe,int len) mlx5e_shampo_get_hdr() argument 1144 mlx5e_shampo_update_fin_psh_flags(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe,struct tcphdr * skb_tcp_hd) mlx5e_shampo_update_fin_psh_flags() argument 1159 mlx5e_shampo_update_ipv4_tcp_hdr(struct mlx5e_rq * rq,struct iphdr * ipv4,struct mlx5_cqe64 * cqe,bool match) mlx5e_shampo_update_ipv4_tcp_hdr() argument 1187 mlx5e_shampo_update_ipv6_tcp_hdr(struct mlx5e_rq * rq,struct ipv6hdr * ipv6,struct mlx5_cqe64 * cqe,bool match) mlx5e_shampo_update_ipv6_tcp_hdr() argument 1207 mlx5e_shampo_update_hdr(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe,bool match) mlx5e_shampo_update_hdr() argument 1240 mlx5e_skb_set_hash(struct mlx5_cqe64 * cqe,struct sk_buff * skb) mlx5e_skb_set_hash() argument 1366 mlx5e_handle_csum(struct net_device * netdev,struct mlx5_cqe64 * cqe,struct mlx5e_rq * rq,struct sk_buff * skb,bool lro) mlx5e_handle_csum() argument 1441 mlx5e_build_rx_skb(struct mlx5_cqe64 * cqe,u32 cqe_bcnt,struct mlx5e_rq * rq,struct sk_buff * skb) mlx5e_build_rx_skb() argument 1510 mlx5e_shampo_complete_rx_cqe(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe,u32 cqe_bcnt,struct sk_buff * skb) mlx5e_shampo_complete_rx_cqe() argument 1533 mlx5e_complete_rx_cqe(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe,u32 cqe_bcnt,struct sk_buff * skb) mlx5e_complete_rx_cqe() argument 1565 mlx5e_fill_mxbuf(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe,void * va,u16 headroom,u32 frame_sz,u32 len,struct mlx5e_xdp_buff * mxbuf) mlx5e_fill_mxbuf() argument 1577 mlx5e_skb_from_cqe_linear(struct mlx5e_rq * rq,struct mlx5e_wqe_frag_info * wi,struct mlx5_cqe64 * cqe,u32 cqe_bcnt) mlx5e_skb_from_cqe_linear() argument 1625 mlx5e_skb_from_cqe_nonlinear(struct mlx5e_rq * rq,struct mlx5e_wqe_frag_info * wi,struct mlx5_cqe64 * cqe,u32 cqe_bcnt) mlx5e_skb_from_cqe_nonlinear() argument 1720 trigger_report(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe) trigger_report() argument 1732 mlx5e_handle_rx_err_cqe(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe) mlx5e_handle_rx_err_cqe() argument 1738 mlx5e_handle_rx_cqe(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe) mlx5e_handle_rx_cqe() argument 1783 mlx5e_handle_rx_cqe_rep(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe) mlx5e_handle_rx_cqe_rep() argument 1827 mlx5e_handle_rx_cqe_mpwrq_rep(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe) mlx5e_handle_rx_cqe_mpwrq_rep() argument 1911 mlx5e_skb_from_cqe_mpwrq_nonlinear(struct mlx5e_rq * rq,struct mlx5e_mpw_info * wi,struct mlx5_cqe64 * cqe,u16 cqe_bcnt,u32 head_offset,u32 page_idx) mlx5e_skb_from_cqe_mpwrq_nonlinear() argument 2088 mlx5e_skb_from_cqe_mpwrq_linear(struct mlx5e_rq * rq,struct mlx5e_mpw_info * wi,struct mlx5_cqe64 * cqe,u16 cqe_bcnt,u32 head_offset,u32 page_idx) mlx5e_skb_from_cqe_mpwrq_linear() argument 2146 mlx5e_skb_from_cqe_shampo(struct mlx5e_rq * rq,struct mlx5e_mpw_info * wi,struct mlx5_cqe64 * cqe,u16 header_index) mlx5e_skb_from_cqe_shampo() argument 2186 mlx5e_shampo_flush_skb(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe,bool match) mlx5e_shampo_flush_skb() argument 2219 mlx5e_handle_rx_cqe_mpwrq_shampo(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe) mlx5e_handle_rx_cqe_mpwrq_shampo() argument 2334 mlx5e_handle_rx_cqe_mpwrq(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe) mlx5e_handle_rx_cqe_mpwrq() argument 2398 struct mlx5_cqe64 cqe, title_cqe = NULL; mlx5e_rx_cq_process_enhanced_cqe_comp() local 2447 struct mlx5_cqe64 cqe; mlx5e_rx_cq_process_basic_cqe_comp() local 2511 mlx5i_complete_rx_cqe(struct mlx5e_rq rq,struct mlx5_cqe64 * cqe,u32 cqe_bcnt,struct sk_buff * skb) mlx5i_complete_rx_cqe() argument 2593 mlx5i_handle_rx_cqe(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe) mlx5i_handle_rx_cqe() argument 2683 mlx5e_trap_handle_rx_cqe(struct mlx5e_rq * rq,struct mlx5_cqe64 * cqe) mlx5e_trap_handle_rx_cqe() argument [all...]
/linux/drivers/infiniband/sw/siw/
H A D	siw_cq.c	44 * Reap one CQE from the CQ. Only used by kernel clients 46 * flush for user mapped CQE array as well. 50 struct siw_cqe cqe; in siw_reap_cqe() local 55 cqe = &cq->queue[cq->cq_get % cq->num_cqe]; in siw_reap_cqe() 56 if (READ_ONCE(cqe->flags) & SIW_WQE_VALID) { in siw_reap_cqe() 58 wc->wr_id = cqe->id; in siw_reap_cqe() 59 wc->byte_len = cqe->bytes; in siw_reap_cqe() 62 During CQ flush, also user land CQE's may get in siw_reap_cqe() 67 if (cqe->flags & SIW_WQE_REM_INVAL) { in siw_reap_cqe() 68 wc->ex.invalidate_rkey = cqe->inval_stag; in siw_reap_cqe() [all …]
/linux/drivers/infiniband/hw/cxgb4/
H A D	cq.c	186 struct t4_cqe cqe; in insert_recv_cqe() local 190 memset(&cqe, 0, sizeof(cqe)); in insert_recv_cqe() 191 cqe.header = cpu_to_be32(CQE_STATUS_V(T4_ERR_SWFLUSH) \| in insert_recv_cqe() 196 cqe.bits_type_ts = cpu_to_be64(CQE_GENBIT_V((u64)cq->gen)); in insert_recv_cqe() 198 cqe.u.srcqe.abs_rqe_idx = cpu_to_be32(srqidx); in insert_recv_cqe() 199 cq->sw_queue[cq->sw_pidx] = cqe; in insert_recv_cqe() 220 struct t4_cqe cqe; in insert_sq_cqe() local 224 memset(&cqe, 0, sizeof(cqe)); in insert_sq_cqe() 422 cqe_completes_wr(struct t4_cqe * cqe,struct t4_wq * wq) cqe_completes_wr() argument 445 struct t4_cqe cqe; c4iw_count_rcqes() local 544 poll_cq(struct t4_wq wq,struct t4_cq * cq,struct t4_cqe * cqe,u8 * cqe_flushed,u64 * cookie,u32 * credit,struct t4_srq * srq) poll_cq() argument 757 struct t4_cqe cqe; __c4iw_poll_cq_one() local [all...]
/linux/drivers/net/ethernet/mellanox/mlxsw/
H A D	pci_hw.h	116 static inline u32 mlxsw_pci_cqe_##name##_get(enum mlxsw_pci_cqe_v v, char cqe) \ 121 return mlxsw_pci_cqe##v0##_##name##_get(cqe); \ 123 return mlxsw_pci_cqe##v1##_##name##_get(cqe); \ 125 return mlxsw_pci_cqe##v2##_##name##_get(cqe); \ 129 char cqe, u32 val) \ 134 mlxsw_pci_cqe##v0##_##name##_set(cqe, val); \ 137 mlxsw_pci_cqe##v1##_##name##_set(cqe, val); \ 140 mlxsw_pci_cqe##v2##_##name##_set(cqe, val); \ 158 MLXSW_ITEM32(pci, cqe, system_port, 0x00, 0, 16); 169 MLXSW_ITEM32(pci, cqe, wqe_counter, 0x04, 16, 16); [all …]
/linux/tools/testing/selftests/net/
H A D	io_uring_zerocopy_tx.c	`97 struct io_uring_cqe *cqe; in do_tx() local 157 ret = io_uring_wait_cqe(&ring, &cqe); in do_tx() 159 error(1, -ret, "wait cqe"); in do_tx() 161 if (cqe->user_data != NONZC_TAG && in do_tx() 162 cqe->user_data != ZC_TAG) in do_tx() 163 error(1, EINVAL, "invalid cqe->user_data"); in do_tx() 165 if (cqe->flags & IORING_CQE_F_NOTIF) { in do_tx() 166 if (cqe->flags & IORING_CQE_F_MORE) in do_tx() 175 if (cqe->flags & IORING_CQE_F_MORE) { in do_tx() 176 if (cqe in do_tx() [all...]`
/linux/drivers/net/ethernet/qlogic/qede/
H A D	qede_fp.c	651 struct eth_fast_path_rx_tpa_start_cqe cqe) in qede_set_gro_params() argument 653 u16 parsing_flags = le16_to_cpu(cqe->pars_flags.flags); in qede_set_gro_params() 661 skb_shinfo(skb)->gso_size = __le16_to_cpu(cqe->len_on_first_bd) - in qede_set_gro_params() 662 cqe->header_len; in qede_set_gro_params() 834 struct eth_fast_path_rx_tpa_start_cqe cqe) in qede_tpa_start() argument 836 struct qede_agg_info *tpa_info = &rxq->tpa_info[cqe->tpa_agg_index]; in qede_tpa_start() 841 pad = cqe->placement_offset + rxq->rx_headroom; in qede_tpa_start() 844 le16_to_cpu(cqe->len_on_first_bd), in qede_tpa_start() 865 if ((le16_to_cpu(cqe->pars_flags.flags) >> in qede_tpa_start() 868 tpa_info->vlan_tag = le16_to_cpu(cqe->vlan_tag); in qede_tpa_start() [all …]
/linux/drivers/scsi/qedi/
H A D	qedi_fw.c	31 union iscsi_cqe cqe, in qedi_process_logout_resp() argument 42 cqe_logout_response = &cqe->cqe_common.iscsi_hdr.logout_response; in qedi_process_logout_resp() 50 resp_hdr->itt = build_itt(cqe->cqe_solicited.itid, conn->session->age); in qedi_process_logout_resp() 82 union iscsi_cqe cqe, in qedi_process_text_resp() argument 97 cqe_text_response = &cqe->cqe_common.iscsi_hdr.text_response; in qedi_process_text_resp() 109 resp_hdr_ptr->itt = build_itt(cqe->cqe_solicited.itid, in qedi_process_text_resp() 178 union iscsi_cqe cqe, in qedi_process_tmf_resp() argument 190 cqe_tmp_response = &cqe->cqe_common.iscsi_hdr.tmf_response; in qedi_process_tmf_resp() 214 resp_hdr_ptr->itt = build_itt(cqe->cqe_solicited.itid, in qedi_process_tmf_resp() 258 union iscsi_cqe cqe, in qedi_process_login_resp() argument [all …]
/linux/include/trace/events/
H A D	io_uring.h	124 __entry->user_data = req->cqe.user_data; 161 __entry->user_data = req->cqe.user_data; 202 __entry->data = req->cqe.user_data; 246 * io_uring_cqring_wait - called before start waiting for an available CQE 251 * Allows to track waiting for CQE, so that we can e.g. troubleshoot 302 __entry->user_data = req->cqe.user_data; 319 * @cqe: pointer to the filled in CQE being posted 323 TP_PROTO(struct io_ring_ctx ctx, void req, struct io_uring_cqe *cqe), 325 TP_ARGS(ctx, req, cqe), 340 __entry->user_data = cqe->user_data; [all …]
/linux/drivers/net/ethernet/marvell/octeontx2/nic/
H A D	otx2_txrx.c	42 struct nix_cqe_rx_s cqe, 107 struct nix_cqe_tx_s cqe, in otx2_xdp_snd_pkt_handler() argument 110 struct nix_send_comp_s snd_comp = &cqe->comp; in otx2_xdp_snd_pkt_handler() 128 struct nix_cqe_tx_s cqe, in otx2_snd_pkt_handler() argument 131 struct nix_send_comp_s snd_comp = &cqe->comp; in otx2_snd_pkt_handler() 225 struct nix_cqe_rx_s cqe, struct sk_buff skb) in otx2_set_rxhash() argument 241 hash = cqe->hdr.flow_tag; in otx2_set_rxhash() 246 static void otx2_free_rcv_seg(struct otx2_nic pfvf, struct nix_cqe_rx_s cqe, in otx2_free_rcv_seg() argument 249 struct nix_rx_sg_s sg = &cqe->sg; in otx2_free_rcv_seg() 255 end = start + ((cqe->parse.desc_sizem1 + 1) * 16); in otx2_free_rcv_seg() [all …]
/linux/io_uring/
H A D	fdinfo.c	79 * we may get imprecise sqe and cqe info if uring is actively running in __io_uring_show_fdinfo() 156 struct io_uring_cqe cqe; in __io_uring_show_fdinfo() local 159 cqe = &r->cqes[(cq_head & cq_mask)]; in __io_uring_show_fdinfo() 160 if (cqe->flags & IORING_CQE_F_32 \|\| ctx->flags & IORING_SETUP_CQE32) in __io_uring_show_fdinfo() 163 cq_head & cq_mask, cqe->user_data, cqe->res, in __io_uring_show_fdinfo() 164 cqe->flags); in __io_uring_show_fdinfo() 167 cqe->big_cqe[0], cqe->big_cqe[1]); in __io_uring_show_fdinfo() 245 struct io_uring_cqe cqe in __io_uring_show_fdinfo() local [all...]
H A D	cmd_net.c	76 struct io_uring_cqe cqe[2]; in io_process_timestamp_skb() local 91 cqe->user_data = 0; in io_process_timestamp_skb() 92 cqe->res = tskey; in io_process_timestamp_skb() 93 cqe->flags = IORING_CQE_F_MORE \| ctx_cqe32_flags(cmd_to_io_kiocb(cmd)->ctx); in io_process_timestamp_skb() 94 cqe->flags \|= tstype << IORING_TIMESTAMP_TYPE_SHIFT; in io_process_timestamp_skb() 96 cqe->flags \|= IORING_CQE_F_TSTAMP_HW; in io_process_timestamp_skb() 98 iots = (struct io_timespec *)&cqe[1]; in io_process_timestamp_skb() 101 return io_uring_cmd_post_mshot_cqe32(cmd, issue_flags, cqe); in io_process_timestamp_skb()
H A D	io_uring.h	232 * ->submitter_task may be NULL and we can still post a CQE, in io_lockdep_assert_cq_locked() 299 bool is_cqe32 = req->cqe.flags & IORING_CQE_F_32; in io_fill_cqe_req() local 300 struct io_uring_cqe cqe; in io_fill_cqe_req() 306 if (unlikely(!io_get_cqe(ctx, &cqe, is_cqe32))) in io_fill_cqe_req() 309 memcpy(cqe, &req->cqe, sizeof(cqe)); in io_fill_cqe_req() 311 memcpy(cqe->big_cqe, &req->big_cqe, sizeof(*cqe)); in io_fill_cqe_req() 316 trace_call__io_uring_complete(req->ctx, req, cqe); in io_fill_cqe_req() [all...]
H A D	io_uring.c	535 struct io_uring_cqe cqe; in __io_cqring_overflow_flush() 541 if (ocqe->cqe.flags & IORING_CQE_F_32 \|\| in __io_cqring_overflow_flush() 550 if (!io_get_cqe_overflow(ctx, &cqe, true, is_cqe32)) in __io_cqring_overflow_flush() 552 memcpy(cqe, &ocqe->cqe, cqe_size); in __io_cqring_overflow_flush() 662 struct io_cqe cqe, in io_alloc_ocqe() 669 if (cqe->flags & IORING_CQE_F_32 \|\| ctx->flags & IORING_SETUP_CQE32) { in io_alloc_ocqe() 675 trace_io_uring_cqe_overflow(ctx, cqe->user_data, cqe->res, cqe in io_alloc_ocqe() 534 struct io_uring_cqe cqe; __io_cqring_overflow_flush() local 661 io_alloc_ocqe(struct io_ring_ctx ctx,struct io_cqe * cqe,struct io_big_cqe * big_cqe,gfp_t gfp) io_alloc_ocqe() argument 710 struct io_uring_cqe cqe = &ctx->rings->cqes[off]; io_fill_nop_cqe() local 769 struct io_uring_cqe cqe; io_fill_cqe_aux32() local 785 struct io_uring_cqe cqe; io_fill_cqe_aux() local 808 io_cqe_overflow(struct io_ring_ctx ctx,struct io_cqe * cqe,struct io_big_cqe * big_cqe) io_cqe_overflow() argument 820 io_cqe_overflow_locked(struct io_ring_ctx * ctx,struct io_cqe * cqe,struct io_big_cqe * big_cqe) io_cqe_overflow_locked() argument 836 struct io_cqe cqe = io_init_cqe(user_data, res, cflags); io_post_aux_cqe() local 854 struct io_cqe cqe = io_init_cqe(user_data, res, cflags); io_add_aux_cqe() local [all...]
/linux/drivers/net/ethernet/mellanox/mlx4/
H A D	en_rx.c	594 * the (IPv4 \| IPv6) bits are set in cqe->status. 596 static int check_csum(struct mlx4_cqe cqe, struct sk_buff skb, void va, in check_csum() argument 602 / CQE csum doesn't cover padding octets in short ethernet in check_csum() 614 hw_checksum = csum_unfold((__force __sum16)cqe->checksum); in check_csum() 616 if (cqe->vlan_my_qpn & cpu_to_be32(MLX4_CQE_CVLAN_PRESENT_MASK) && in check_csum() 623 if (cqe->status & cpu_to_be16(MLX4_CQE_STATUS_IPV6)) in check_csum() 637 struct mlx4_cqe cqe; member 651 mlx4_en_get_cqe_ts(_ctx->cqe)); in mlx4_en_xdp_rx_timestamp() 659 struct mlx4_cqe cqe = _ctx->cqe; in mlx4_en_xdp_rx_hash() local 666 *hash = be32_to_cpu(cqe->immed_rss_invalid); in mlx4_en_xdp_rx_hash() [all …]
/linux/drivers/scsi/bnx2i/
H A D	bnx2i_hwi.c	1125 /* Invalidate all EQ CQE index, req only for 57710 / in bnx2i_alloc_qp_resc() 1239 initialization. Firmware completes this handshake with a CQE carrying 1332 * @cqe: pointer to newly DMA'ed CQE entry for processing 1334 * process SCSI CMD Response CQE & complete the request to SCSI-ML 1338 struct cqe cqe) in bnx2i_process_scsi_cmd_resp() argument 1348 resp_cqe = (struct bnx2i_cmd_response )cqe; in bnx2i_process_scsi_cmd_resp() 1383 resp_cqe = (struct bnx2i_cmd_response )cqe; in bnx2i_process_scsi_cmd_resp() 1429 @cqe: pointer to newly DMA'ed CQE entry for processing 1431 * process Login Response CQE & complete it to open-iscsi user daemon 1435 struct cqe *cqe) in bnx2i_process_login_resp() argument [all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/
H A D	send.c	349 struct mlx5_cqe64 cqe) in hws_send_engine_dump_error_cqe() argument 351 u8 wqe_opcode = cqe ? be32_to_cpu(cqe->sop_drop_qpn) >> 24 : 0; in hws_send_engine_dump_error_cqe() 353 u32 opcode = cqe ? get_cqe_opcode(cqe) : 0; in hws_send_engine_dump_error_cqe() 357 want to pollute dmesg. Print only the first bad cqe per engine, in hws_send_engine_dump_error_cqe() 396 if (!cqe) { in hws_send_engine_dump_error_cqe() 397 mlx5hws_err(ctx, " rule 0x%08llx: no CQE\n", in hws_send_engine_dump_error_cqe() 402 mlx5hws_err(ctx, " rule 0x%08llx: cqe->opcode = %d %s\n", in hws_send_engine_dump_error_cqe() 408 struct mlx5_err_cqe err_cqe = (struct mlx5_err_cqe )cqe; in hws_send_engine_dump_error_cqe() 429 " rule 0x%08llx: cqe->byte_cnt = 0x%08x\n", in hws_send_engine_dump_error_cqe() 430 HWS_PTR_TO_ID(rule), be32_to_cpu(cqe->byte_cnt)); in hws_send_engine_dump_error_cqe() [all …]
/linux/drivers/net/ethernet/huawei/hinic/
H A D	hinic_hw_qp.c	324 cqe_size = wq->q_depth * sizeof(rq->cqe); in alloc_rq_cqe() 325 rq->cqe = vzalloc(cqe_size); in alloc_rq_cqe() 326 if (!rq->cqe) in alloc_rq_cqe() 335 rq->cqe[i] = dma_alloc_coherent(&pdev->dev, in alloc_rq_cqe() 336 sizeof(rq->cqe[i]), in alloc_rq_cqe() 338 if (!rq->cqe[i]) in alloc_rq_cqe() 346 dma_free_coherent(&pdev->dev, sizeof(rq->cqe[j]), rq->cqe[j], in alloc_rq_cqe() 352 vfree(rq->cqe); in alloc_rq_cqe() 368 dma_free_coherent(&pdev->dev, sizeof(rq->cqe[i]), rq->cqe[i], in free_rq_cqe() 372 vfree(rq->cqe); in free_rq_cqe() [all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/en_accel/
H A D	macsec.h	`32 static inline bool mlx5e_macsec_is_rx_flow(struct mlx5_cqe64 cqe) in mlx5e_macsec_is_rx_flow() argument 34 return MLX5_MACSEC_METADATA_MARKER(be32_to_cpu(cqe->ft_metadata)); in mlx5e_macsec_is_rx_flow() 38 struct mlx5_cqe64 cqe); 46 static inline bool mlx5e_macsec_is_rx_flow(struct mlx5_cqe64 cqe) { return false; } in mlx5e_macsec_is_rx_flow() argument 49 struct mlx5_cqe64 cqe) in mlx5e_macsec_offload_handle_rx_skb() argument`
/linux/drivers/infiniband/ulp/iser/
H A D	iscsi_iser.h	`231 * @cqe: completion handler 244 struct ib_cqe cqe; member 262 * @cqe: completion handler 271 struct ib_cqe cqe; member 283 * @cqe: completion handler 291 struct ib_cqe cqe; member 552 iser_rx(struct ib_cqe cqe) in iser_rx() argument 554 return container_of(cqe, struct iser_rx_desc, cqe); in iser_rx() 558 iser_tx(struct ib_cqe cqe) in iser_tx() argument 560 return container_of(cqe, struct iser_tx_desc, cqe); in iser_tx() [all …]`
/linux/tools/testing/selftests/ublk/
H A D	fault_inject.c	`103 const struct io_uring_cqe cqe) 105 unsigned tag = user_data_to_tag(cqe->user_data); 108 if (cqe->res != -ETIME) 109 ublk_err("%s: unexpected cqe res %d\n", __func__, cqe->res); 114 ublk_err("%s: io not complete after 1 cqe\n", __func__); 61 ublk_fault_inject_tgt_io_done(struct ublk_thread t,struct ublk_queue * q,const struct io_uring_cqe * cqe) ublk_fault_inject_tgt_io_done() argument`
H A D	null.c	95 const struct io_uring_cqe cqe) in ublk_null_io_done() 97 unsigned tag = user_data_to_tag(cqe->user_data); in ublk_null_io_done() 98 unsigned op = user_data_to_op(cqe->user_data); in ublk_null_io_done() 101 if (cqe->res < 0 \|\| op != ublk_cmd_op_nr(UBLK_U_IO_UNREGISTER_IO_BUF)) { in ublk_null_io_done() 103 io->result = cqe->res; in ublk_null_io_done() 104 if (cqe->res < 0) in ublk_null_io_done() 106 __func__, op, cqe->user_data); in ublk_null_io_done() 93 ublk_null_io_done(struct ublk_thread t,struct ublk_queue * q,const struct io_uring_cqe * cqe) ublk_null_io_done() argument
H A D	file_backed.c	169 const struct io_uring_cqe cqe) in ublk_loop_memset_file() 171 unsigned tag = user_data_to_tag(cqe->user_data); in ublk_loop_memset_file() 172 unsigned op = user_data_to_op(cqe->user_data); in ublk_loop_memset_file() 175 if (cqe->res < 0) { in ublk_loop_memset_file() 176 io->result = cqe->res; in ublk_loop_memset_file() 178 __func__, op, cqe->user_data); in ublk_loop_tgt_init() 180 __s32 data_len = user_data_to_tgt_data(cqe->user_data) in ublk_loop_tgt_init() 181 ? ublk_integrity_data_len(q, cqe->res) in ublk_loop_tgt_init() 182 : cqe->res; in ublk_loop_tgt_init() 131 ublk_loop_io_done(struct ublk_thread t,struct ublk_queue * q,const struct io_uring_cqe * cqe) ublk_loop_io_done() argument
/linux/include/uapi/linux/
H A D	io_uring.h	138 * in. The picked direct descriptor will be returned in cqe->res, or -ENFILE 168 /* don't post CQE if request succeeded / 232 Allow both 16b and 32b CQEs. If a 32b CQE is posted, it will have 233 * IORING_CQE_F_32 set in cqe->flags. 420 * the zerocopy usage in cqe.res 421 * for the IORING_CQE_F_NOTIF cqe. 430 * the starting buffer ID in cqe->flags as per 445 * cqe.res for IORING_CQE_F_NOTIF if 449 * bits of cqe.res should be treated as reserved! 471 * IORING_MSG_RING_CQE_SKIP Don't post a CQE to the target ring. Not [all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/en/
H A D	xdp.c	193 _ctx->rq->clock, get_cqe_ts(_ctx->cqe)); 248 const struct mlx5_cqe64 cqe = _ctx->cqe; in mlx5e_xdp_rx_hash() 254 hash = be32_to_cpu(cqe->rss_hash_result); in mlx5e_xdp_rx_hash() 256 hash_type = cqe->rss_hash_type; in mlx5e_xdp_rx_hash() 270 const struct mlx5_cqe64 cqe = _ctx->cqe; in mlx5e_xdp_rx_vlan_tag() 272 if (!cqe_has_vlan(cqe)) in mlx5e_xdp_rx_vlan_tag() 276 vlan_tci = be16_to_cpu(cqe->vlan_info); 287 struct mlx5_cqe64 cqe; in mlx5e_xsk_fill_timestamp() 242 const struct mlx5_cqe64 cqe = _ctx->cqe; mlx5e_xdp_rx_hash() local 264 const struct mlx5_cqe64 cqe = _ctx->cqe; mlx5e_xdp_rx_vlan_tag() local 281 struct mlx5_cqe64 cqe; global() member 659 mlx5e_free_xdpsq_desc(struct mlx5e_xdpsq * sq,struct mlx5e_xdp_wqe_info * wi,u32 * xsk_frames,struct xdp_frame_bulk * bq,struct mlx5e_cq * cq,struct mlx5_cqe64 * cqe) mlx5e_free_xdpsq_desc() argument 748 struct mlx5_cqe64 *cqe; mlx5e_poll_xdpsq_cq() local [all...]

12 3 4 5 6 7 8 9 10 11