Home
last modified time | relevance | path

Searched full:clk_top_msdcpll_d2 (Results 1 – 25 of 32) sorted by relevance

12

/linux/include/dt-bindings/clock/
H A Dmediatek,mt6735-topckgen.h37 #define CLK_TOP_MSDCPLL_D2 30 macro
H A Dmt6797-clk.h102 #define CLK_TOP_MSDCPLL_D2 92 macro
H A Dmediatek,mt6795-clk.h46 #define CLK_TOP_MSDCPLL_D2 35 macro
H A Dmt8173-clk.h48 #define CLK_TOP_MSDCPLL_D2 38 macro
H A Dmt6765-clk.h75 #define CLK_TOP_MSDCPLL_D2 40 macro
H A Dmediatek,mt8365-clk.h64 #define CLK_TOP_MSDCPLL_D2 54 macro
H A Dmt8183-clk.h122 #define CLK_TOP_MSDCPLL_D2 86 macro
H A Dmt2712-clk.h111 #define CLK_TOP_MSDCPLL_D2 80 macro
H A Dmt6779-clk.h97 #define CLK_TOP_MSDCPLL_D2 87 macro
H A Dmt8186-clk.h130 #define CLK_TOP_MSDCPLL_D2 111 macro
H A Dmt2701-clk.h48 #define CLK_TOP_MSDCPLL_D2 38 macro
H A Dmt8192-clk.h137 #define CLK_TOP_MSDCPLL_D2 125 macro
H A Dmt8195-clk.h203 #define CLK_TOP_MSDCPLL_D2 191 macro
/linux/Documentation/devicetree/bindings/mmc/
H A Dmtk-sd.yaml368 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
/linux/drivers/clk/mediatek/
H A Dclk-mt6735-topckgen.c97 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
H A Dclk-mt6795-topckgen.c399 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
H A Dclk-mt8173-topckgen.c478 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
H A Dclk-mt8186-topckgen.c65 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
H A Dclk-mt6797.c82 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll_ck", 1, 2),
H A Dclk-mt8365.c85 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
H A Dclk-mt6765.c125 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll_ck", 1, 2),
H A Dclk-mt2701.c97 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
H A Dclk-mt2712.c118 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll_ck", 1, 2),
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8183-kukui.dtsi363 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
H A Dmt8173-elm.dtsi395 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;

12