CAS (full) in projects: linux - OpenGrok search results

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched full:cas (Results 1 – 25 of 94) sorted by relevance

12 3 4

/linux/tools/perf/pmu-events/arch/x86/meteorlake/
H A D	uncore-memory.json	87 "BriefDescription": "Read CAS command sent to DRAM", 95 "BriefDescription": "Write CAS command sent to DRAM", 121 "BriefDescription": "Counts every CAS read command sent from the Memory Controller 0 to DRAM (sum of all channels). [This event is alias to UNC_MC0_RDCAS_COUNT_FREERUN]", 126 "PublicDescription": "Counts every CAS read command sent from the Memory Controller 0 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data. [This event is alias to UNC_MC0_RDCAS_COUNT_FREERUN]", 141 "BriefDescription": "Counts every CAS write command sent from the Memory Controller 0 to DRAM (sum of all channels). [This event is alias to UNC_MC0_WRCAS_COUNT_FREERUN]", 146 "PublicDescription": "Counts every CAS write command sent from the Memory Controller 0 to DRAM (sum of all channels). Each CAS commands can be for 32B or 64B of data. [This event is alias to UNC_MC0_WRCAS_COUNT_FREERUN]", 151 "BriefDescription": "Counts every CAS read command sent from the Memory Controller 1 to DRAM (sum of all channels). [This event is alias to UNC_MC1_RDCAS_COUNT_FREERUN]", 156 "PublicDescription": "Counts every CAS rea [all...]
/linux/tools/perf/pmu-events/arch/x86/sierraforest/
H A D	uncore-memory.json	3 "BriefDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 12 "BriefDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 22 "BriefDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 32 "BriefDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 42 "BriefDescription": "CAS count for SubChannel 0, all CAS operations", 51 "BriefDescription": "CAS count for SubChannel 0, all reads", 60 "BriefDescription": "CAS count for SubChannel 0 regular reads", 69 "BriefDescription": "CAS count for SubChannel 0 auto-precharge reads", 78 "BriefDescription": "CAS coun [all...]
/linux/tools/perf/pmu-events/arch/x86/graniterapids/
H A D	uncore-memory.json	3 "BriefDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 12 "BriefDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 22 "BriefDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 32 "BriefDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 42 "BriefDescription": "CAS count for SubChannel 0, all CAS operations", 51 "BriefDescription": "CAS count for SubChannel 0, all reads", 60 "BriefDescription": "CAS count for SubChannel 0 regular reads", 69 "BriefDescription": "CAS count for SubChannel 0 auto-precharge reads", 78 "BriefDescription": "CAS coun [all...]
/linux/tools/perf/pmu-events/arch/x86/grandridge/
H A D	uncore-memory.json	3 "BriefDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 12 "BriefDescription": "DRAM Activate Count : Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 22 "BriefDescription": "DRAM Activate Count : Underfill Read transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 32 "BriefDescription": "DRAM Activate Count : Write transaction on Page Empty or Page Miss : Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 42 "BriefDescription": "CAS count for SubChannel 0, all CAS operations", 51 "BriefDescription": "CAS count for SubChannel 0, all reads", 60 "BriefDescription": "CAS count for SubChannel 0 regular reads", 69 "BriefDescription": "CAS count for SubChannel 0 underfill reads", 78 "BriefDescription": "CAS coun [all...]
/linux/tools/perf/pmu-events/arch/x86/snowridgex/
H A D	uncore-memory.json	8 …"PublicDescription": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issu… 19 …"PublicDescription": "Counts the total number of DRAM Write CAS commands issued, w/ and w/o auto-p… 30 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 41 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 46 "BriefDescription": "All DRAM CAS commands issued", 51 "PublicDescription": "Counts the total number of DRAM CAS commands issued on this channel.", 56 "BriefDescription": "All DRAM read CAS commands issued (including underfills)", 61 …"PublicDescription": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issu… 72 …s : Counts the total number or DRAM Read CAS commands issued on this channel. This includes both … 88 "BriefDescription": "All DRAM read CAS commands issued (does not include underfills)", [all …]
/linux/tools/perf/pmu-events/arch/x86/amdzen6/
H A D	memory-controller.json	`57 "PublicDescription": "CAS commands sent.", 64 "PublicDescription": "CAS commands sent for reads.", 72 "PublicDescription": "CAS commands sent for writes.",`
/linux/tools/perf/pmu-events/arch/x86/amdzen4/
H A D	memory-controller.json	`57 "PublicDescription": "Number of CAS commands sent.", 64 "PublicDescription": "Number of CAS commands sent for reads.", 72 "PublicDescription": "Number of CAS commands sent for writes.",`
H A D	recommended.json	`344 "BriefDescription": "Memory controller CAS command rate.", 351 "BriefDescription": "Ratio of memory controller CAS commands for reads.", 359 "BriefDescription": "Ratio of memory controller CAS commands for writes.", 391 "BriefDescription": "Ratio of memory controller CAS commands for reads.", 399 "BriefDescription": "Memory controller CAS command rate.",`
/linux/tools/perf/pmu-events/arch/x86/emeraldrapids/
H A D	uncore-memory.json	1844 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1855 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1866 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1877 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1888 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1899 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1910 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1921 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1932 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1943 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… [all …]
/linux/tools/perf/pmu-events/arch/x86/sapphirerapids/
H A D	uncore-memory.json	1844 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1855 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1866 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1877 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1888 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1899 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1910 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1921 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1932 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… 1943 …n up a page on the HBM devices so that it can be read or written to with a CAS. One can calculate… [all …]
/linux/arch/sparc/include/asm/
H A D	cmpxchg_64.h	`13 __asm__ __volatile__("cas [%2], %3, %0" in __cmpxchg_u32() 28 " cas [%4], %2, %0\n" in xchg32() 65 * Use 4 byte cas instruction to achieve 2 byte xchg. Main logic 126 * Use 4 byte cas instruction to achieve 1 byte cmpxchg. Main logic`
/linux/tools/perf/pmu-events/arch/x86/pantherlake/
H A D	uncore-memory.json	`27 "BriefDescription": "Read CAS command sent to DRAM.", 35 "BriefDescription": "Write CAS command sent to DRAM.",`
/linux/tools/perf/pmu-events/arch/x86/skylakex/
H A D	uncore-memory.json	8 …"PublicDescription": "Counts all CAS (Column Access Select) read commands issued to DRAM on a per … 19 …"PublicDescription": "Counts all CAS (Column Address Select) commands issued to DRAM per memory ch… 31 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 42 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 52 … up a page on the DRAM devices so that it can be read or written to with a CAS (Column Access Sele… 67 "BriefDescription": "CAS command issued by 2 cycle bypass", 70 "EventName": "UNC_M_BYP_CMDS.CAS", 87 "BriefDescription": "All DRAM CAS Commands issued", 92 …"PublicDescription": "Counts all CAS (Column Address Select) commands issued to DRAM per memory ch… 97 "BriefDescription": "All DRAM Read CAS Commands issued (including underfills)", [all …]
/linux/tools/perf/pmu-events/arch/x86/knightslanding/
H A D	uncore-memory.json	`80 "BriefDescription": "CAS All", 89 "BriefDescription": "CAS Reads", 98 "BriefDescription": "CAS Writes",`
/linux/tools/perf/pmu-events/arch/x86/lunarlake/
H A D	uncore-memory.json	`27 "BriefDescription": "Read CAS command sent to DRAM.", 35 "BriefDescription": "Write CAS command sent to DRAM.",`
/linux/tools/perf/pmu-events/arch/x86/ivytown/
H A D	uncore-memory.json	8 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 18 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 28 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 42 "BriefDescription": "CAS command issued by 2 cycle bypass", 45 "EventName": "UNC_M_BYP_CMDS.CAS", 65 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM CAS command… 75 …n": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM Read CAS commands issued on … 85 …ds; Counts the total number or DRAM Read CAS commands issued on this channel. This includes both … 90 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; Read CAS issued in RMM", 109 "BriefDescription": "DRAM RD_CAS and WR_CAS Commands.; Read CAS issued in WMM", [all …]
/linux/tools/perf/pmu-events/arch/x86/icelakex/
H A D	uncore-memory.json	8 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 19 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 24 "BriefDescription": "All DRAM CAS commands issued", 29 "PublicDescription": "Counts the total number of DRAM CAS commands issued on this channel.", 34 "BriefDescription": "All DRAM read CAS commands issued (including underfills)", 39 …"PublicDescription": "Counts the total number of DRAM Read CAS commands, w/ and w/o auto-pre, issu… 50 …s : Counts the total number or DRAM Read CAS commands issued on this channel. This includes both … 66 "BriefDescription": "All DRAM read CAS commands issued (does not include underfills)", 72 …": "Counts the total number of DRAM Read CAS commands issued on this channel. This includes both … 77 "BriefDescription": "DRAM underfill read CAS commands issued", [all …]
/linux/tools/perf/pmu-events/arch/x86/cascadelakex/
H A D	uncore-memory.json	8 …"PublicDescription": "Counts all CAS (Column Access Select) read commands issued to DRAM on a per … 19 …"PublicDescription": "Counts all CAS (Column Address Select) commands issued to DRAM per memory ch… 31 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 42 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 52 … up a page on the DRAM devices so that it can be read or written to with a CAS (Column Access Sele… 67 "BriefDescription": "CAS command issued by 2 cycle bypass", 70 "EventName": "UNC_M_BYP_CMDS.CAS", 87 "BriefDescription": "All DRAM CAS Commands issued", 92 …"PublicDescription": "Counts all CAS (Column Address Select) commands issued to DRAM per memory ch… 97 "BriefDescription": "All DRAM Read CAS Commands issued (including underfills)", [all …]
/linux/arch/sparc/lib/
H A D	atomic_64.S	`26 cas [%o1], %g1, %g7; \ 41 cas [%o1], %g1, %g7; \ 56 cas [%o1], %g1, %g7; \`
/linux/arch/m68k/ifpsp060/
H A D	isp.doc	`46 cas (w/ a misaligned effective address) 172 Integrating cas/cas2: 174 The instructions "cas2" and "cas" (when used with a misaligned effective 191 If the "core" emulation routines of either "cas" or "cas2" perform some`
/linux/arch/sh/include/asm/
H A D	spinlock-cas.h	`3 * include/asm-sh/spinlock-cas.h 15 __asm__ __volatile__("cas.l %1,%0,@r0" in __sl_cas()`
/linux/tools/testing/selftests/futex/functional/
H A D	futex_numa.c	`164 struct thread_args tas[512], cas[512]; in main() local 212 cas[t] = args; in main() 252 struct thread_args *args = cas[t]; in main()`
/linux/tools/perf/pmu-events/arch/arm64/thead/yitian710/sys/
H A D	ali_drw.json	`80 "BriefDescription": "A Read or Write CAS command to DRAM.", 94 "BriefDescription": "A Read CAS command to DRAM.", 101 "BriefDescription": "A Write CAS command to DRAM.",`
/linux/tools/perf/pmu-events/arch/x86/broadwellx/
H A D	uncore-memory.json	8 "PublicDescription": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM Read CAS commands issued on this channel (including underfills).", 19 "PublicDescription": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM Write CAS commands issued on this channel.", 30 "PublicDescription": "Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 40 "PublicDescription": "Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 50 "PublicDescription": "Counts the number of DRAM Activate commands sent on this channel. Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.", 64 "BriefDescription": "CAS command issued by 2 cycle bypass", 67 "EventName": "UNC_M_BYP_CMDS.CAS", 87 "PublicDescription": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM CAS commands issued on this channel.", 97 "PublicDescription": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM Read CAS commands issued on this channel (including underfills).", 107 "PublicDescription": "DRAM RD_CAS and WR_CAS Commands; Counts the total number or DRAM Read CAS command [all...]
/linux/tools/perf/pmu-events/arch/x86/haswellx/
H A D	uncore-memory.json	8 …n": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM Read CAS commands issued on … 19 …": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM Write CAS commands issued on … 30 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 40 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 50 … up a page on the DRAM devices so that it can be read or written to with a CAS. One can calculate… 64 "BriefDescription": "CAS command issued by 2 cycle bypass", 67 "EventName": "UNC_M_BYP_CMDS.CAS", 87 …"PublicDescription": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM CAS command… 97 …n": "DRAM RD_CAS and WR_CAS Commands; Counts the total number of DRAM Read CAS commands issued on … 107 …ds; Counts the total number or DRAM Read CAS commands issued on this channel. This includes both … [all …]

12 3 4