| /linux/drivers/gpu/drm/msm/registers/display/ |
| H A D | dsi.xml | 76 <bitfield name="CMD_DMA_DONE" pos="0" type="boolean"/> 77 <bitfield name="MASK_CMD_DMA_DONE" pos="1" type="boolean"/> 78 <bitfield name="CMD_MDP_DONE" pos="8" type="boolean"/> 79 <bitfield name="MASK_CMD_MDP_DONE" pos="9" type="boolean"/> 80 <bitfield name="VIDEO_DONE" pos="16" type="boolean"/> 81 <bitfield name="MASK_VIDEO_DONE" pos="17" type="boolean"/> 82 <bitfield name="BTA_DONE" pos="20" type="boolean"/> 83 <bitfield name="MASK_BTA_DONE" pos="21" type="boolean"/> 84 <bitfield name="ERROR" pos="24" type="boolean"/> 85 <bitfield name="MASK_ERROR" pos="25" type="boolean"/> [all …]
|
| H A D | edp.xml | 23 <bitfield name="ENABLE" pos="0" type="boolean"/> 24 <bitfield name="RESET" pos="1" type="boolean"/> 28 <bitfield name="TRAIN_PATTERN_1" pos="0" type="boolean"/> 29 <bitfield name="TRAIN_PATTERN_2" pos="1" type="boolean"/> 30 <bitfield name="TRAIN_PATTERN_3" pos="2" type="boolean"/> 31 <bitfield name="SYMBOL_ERR_RATE_MEAS" pos="3" type="boolean"/> 32 <bitfield name="PRBS7" pos="4" type="boolean"/> 33 <bitfield name="CUSTOM_80_BIT_PATTERN" pos="5" type="boolean"/> 34 <bitfield name="SEND_VIDEO" pos="6" type="boolean"/> 35 <bitfield name="PUSH_IDLE" pos="7" type="boolean"/> [all …]
|
| H A D | mdp4.xml | 66 <bitfield name="PIPE0" low="0" high="2" type="mdp_mixer_stage_id"/> 67 <bitfield name="PIPE0_MIXER1" pos="3" type="boolean"/> 68 <bitfield name="PIPE1" low="4" high="6" type="mdp_mixer_stage_id"/> 69 <bitfield name="PIPE1_MIXER1" pos="7" type="boolean"/> 70 <bitfield name="PIPE2" low="8" high="10" type="mdp_mixer_stage_id"/> 71 <bitfield name="PIPE2_MIXER1" pos="11" type="boolean"/> 72 <bitfield name="PIPE3" low="12" high="14" type="mdp_mixer_stage_id"/> 73 <bitfield name="PIPE3_MIXER1" pos="15" type="boolean"/> 74 <bitfield name="PIPE4" low="16" high="18" type="mdp_mixer_stage_id"/> 75 <bitfield name="PIPE4_MIXER1" pos="19" type="boolean"/> [all …]
|
| H A D | dsi_phy_28nm.xml | 31 <bitfield name="CLK_ZERO" low="0" high="7" type="uint"/> 34 <bitfield name="CLK_TRAIL" low="0" high="7" type="uint"/> 37 <bitfield name="CLK_PREPARE" low="0" high="7" type="uint"/> 40 <bitfield name="CLK_ZERO_8" pos="0" type="boolean"/> 43 <bitfield name="HS_EXIT" low="0" high="7" type="uint"/> 46 <bitfield name="HS_ZERO" low="0" high="7" type="uint"/> 49 <bitfield name="HS_PREPARE" low="0" high="7" type="uint"/> 52 <bitfield name="HS_TRAIL" low="0" high="7" type="uint"/> 55 <bitfield name="HS_RQST" low="0" high="7" type="uint"/> 58 <bitfield name="TA_GO" low="0" high="2" type="uint"/> [all …]
|
| H A D | mdss.xml | 9 <bitfield name="STEP" low="0" high="15" type="uint"/> 10 <bitfield name="MINOR" low="16" high="27" type="uint"/> 11 <bitfield name="MAJOR" low="28" high="31" type="uint"/> 15 <bitfield name="INTR_MDP" pos="0" type="boolean"/> 16 <bitfield name="INTR_DSI0" pos="4" type="boolean"/> 17 <bitfield name="INTR_DSI1" pos="5" type="boolean"/> 18 <bitfield name="INTR_HDMI" pos="8" type="boolean"/> 19 <bitfield name="INTR_EDP" pos="12" type="boolean"/> 25 <bitfield name="UBWC_SWIZZLE" low="0" high="2"/> 26 <bitfield name="UBWC_BANK_SPREAD" pos="3"/> [all …]
|
| H A D | dsi_phy_14nm.xml | 13 <bitfield name="DIV_CTRL_3_0" low="4" high="7" type="uint"/> 14 <bitfield name="DIV_CTRL_7_4" low="4" high="7" type="uint"/> 17 <bitfield name="DSICLK_SEL" pos="0" type="boolean"/> 20 <bitfield name="BITCLK_HS_SEL" pos="2" type="boolean"/> 35 <bitfield name="PLL_START" pos="0" type="boolean"/> 38 <bitfield name="VREG_CTRL" low="0" high="5" type="uint"/> 45 <bitfield name="PREPARE_DLY" low="6" high="7" type="uint"/> 48 <bitfield name="HALFBYTECLK_EN" pos="0" type="boolean"/> 55 <bitfield name="HS_EXIT" low="0" high="7" type="uint"/> 58 <bitfield name="HS_ZERO" low="0" high="7" type="uint"/> [all …]
|
| H A D | dsi_phy_20nm.xml | 31 <bitfield name="CLK_ZERO" low="0" high="7" type="uint"/> 34 <bitfield name="CLK_TRAIL" low="0" high="7" type="uint"/> 37 <bitfield name="CLK_PREPARE" low="0" high="7" type="uint"/> 40 <bitfield name="CLK_ZERO_8" pos="0" type="boolean"/> 43 <bitfield name="HS_EXIT" low="0" high="7" type="uint"/> 46 <bitfield name="HS_ZERO" low="0" high="7" type="uint"/> 49 <bitfield name="HS_PREPARE" low="0" high="7" type="uint"/> 52 <bitfield name="HS_TRAIL" low="0" high="7" type="uint"/> 55 <bitfield name="HS_RQST" low="0" high="7" type="uint"/> 58 <bitfield name="TA_GO" low="0" high="2" type="uint"/> [all …]
|
| H A D | dsi_phy_28nm_8960.xml | 27 <bitfield name="CLK_ZERO" low="0" high="7" type="uint"/> 30 <bitfield name="CLK_TRAIL" low="0" high="7" type="uint"/> 33 <bitfield name="CLK_PREPARE" low="0" high="7" type="uint"/> 39 <bitfield name="HS_EXIT" low="0" high="7" type="uint"/> 42 <bitfield name="HS_ZERO" low="0" high="7" type="uint"/> 45 <bitfield name="HS_PREPARE" low="0" high="7" type="uint"/> 48 <bitfield name="HS_TRAIL" low="0" high="7" type="uint"/> 51 <bitfield name="HS_RQST" low="0" high="7" type="uint"/> 54 <bitfield name="TA_GO" low="0" high="2" type="uint"/> 55 <bitfield name="TA_SURE" low="4" high="6" type="uint"/> [all …]
|
| H A D | mdp_common.xml | 73 <bitfield name="HEIGHT" low="16" high="31" type="uint"/> 74 <bitfield name="WIDTH" low="0" high="15" type="uint"/> 78 <bitfield name="Y" low="16" high="31" type="uint"/> 79 <bitfield name="X" low="0" high="15" type="uint"/> 83 <bitfield name="ELEM0" low="0" high="7"/> 84 <bitfield name="ELEM1" low="8" high="15"/> 85 <bitfield name="ELEM2" low="16" high="23"/> 86 <bitfield name="ELEM3" low="24" high="31"/>
|
| /linux/drivers/net/ethernet/aquantia/atlantic/hw_atl2/ |
| H A D | hw_atl2_llh_internal.h | 9 /* RX pif_rpf_redir_2_en_i Bitfield Definitions 19 /* RX pif_rpf_rss_hash_type_i Bitfield Definitions 27 /* rx rpf_new_rpf_en bitfield definitions 28 * preprocessor definitions for the bitfield "rpf_new_rpf_en_i". 32 /* register address for bitfield rpf_new_rpf_en */ 34 /* bitmask for bitfield rpf_new_rpf_en */ 36 /* inverted bitmask for bitfield rpf_new_rpf_en */ 38 /* lower bit position of bitfield rpf_new_rpf_en */ 40 /* width of bitfield rpf_new_rpf_en */ 42 /* default value of bitfield rpf_new_rpf_en */ [all …]
|
| /linux/drivers/gpu/drm/msm/registers/adreno/ |
| H A D | a8xx_descriptors.xml | 14 <bitfield name="MIPFILTER_LINEAR_NEAR" pos="0" type="boolean"/> 15 <bitfield name="MIPMAPING_DIS" pos="1" type="boolean"/> 16 <bitfield name="XY_MAG" low="2" high="3" type="a6xx_tex_filter"/> 17 <bitfield name="XY_MIN" low="4" high="5" type="a6xx_tex_filter"/> 18 <bitfield name="WRAP_S" low="6" high="8" type="a6xx_tex_clamp"/> 19 <bitfield name="WRAP_T" low="9" high="11" type="a6xx_tex_clamp"/> 20 <bitfield name="WRAP_R" low="12" high="14" type="a6xx_tex_clamp"/> 21 <bitfield name="MSAA_BOX_FILTERING" pos="15" type="boolean"/> 22 <bitfield name="LOD_BIAS" low="16" high="28" type="fixed" radix="8"/> 23 <bitfield name="ANISO" low="29" high="31" type="a6xx_tex_aniso"/> [all …]
|
| H A D | a3xx.xml | 572 <bitfield name="HI_BUSY" pos="0" type="boolean"/> 573 <bitfield name="CP_ME_BUSY" pos="1" type="boolean"/> 574 <bitfield name="CP_PFP_BUSY" pos="2" type="boolean"/> 575 <bitfield name="CP_NRT_BUSY" pos="14" type="boolean"/> 576 <bitfield name="VBIF_BUSY" pos="15" type="boolean"/> 577 <bitfield name="TSE_BUSY" pos="16" type="boolean"/> 578 <bitfield name="RAS_BUSY" pos="17" type="boolean"/> 579 <bitfield name="RB_BUSY" pos="18" type="boolean"/> 580 <bitfield name="PC_DCALL_BUSY" pos="19" type="boolean"/> 581 <bitfield name="PC_VSD_BUSY" pos="20" type="boolean"/> [all …]
|
| H A D | a6xx.xml | 32 <bitfield name="RBBM_GPU_IDLE" pos="0" type="boolean"/> 33 <bitfield name="CP_AHB_ERROR" pos="1" type="boolean"/> 34 <bitfield name="CP_IPC_INTR_0" pos="4" type="boolean" variants="A7XX-"/> 35 <bitfield name="CP_IPC_INTR_1" pos="5" type="boolean" variants="A7XX-"/> 36 <bitfield name="RBBM_ATB_ASYNCFIFO_OVERFLOW" pos="6" type="boolean"/> 37 <bitfield name="RBBM_GPC_ERROR" pos="7" type="boolean"/> 38 <bitfield name="CP_SW" pos="8" type="boolean"/> 39 <bitfield name="CP_HW_ERROR" pos="9" type="boolean"/> 40 <bitfield name="CP_CCU_FLUSH_DEPTH_TS" pos="10" type="boolean"/> 41 <bitfield name="CP_CCU_FLUSH_COLOR_TS" pos="11" type="boolean"/> [all …]
|
| H A D | a2xx.xml | 1031 <bitfield name="COLUMN" low="0" high="2" type="uint"/> 1032 <bitfield name="ROW" low="3" high="5" type="uint"/> 1033 <bitfield name="GUARD_BAND_MASK" low="6" high="8" type="uint"/> 1055 <bitfield name="MMU_ENABLE" pos="0" type="boolean"/> 1056 <bitfield name="SPLIT_MODE_ENABLE" pos="1" type="boolean"/> 1057 <bitfield name="RB_W_CLNT_BEHAVIOR" low="4" high="5" type="adreno_mmu_clnt_beh"/> 1058 <bitfield name="CP_W_CLNT_BEHAVIOR" low="6" high="7" type="adreno_mmu_clnt_beh"/> 1059 <bitfield name="CP_R0_CLNT_BEHAVIOR" low="8" high="9" type="adreno_mmu_clnt_beh"/> 1060 <bitfield name="CP_R1_CLNT_BEHAVIOR" low="10" high="11" type="adreno_mmu_clnt_beh"/> 1061 <bitfield name="CP_R2_CLNT_BEHAVIOR" low="12" high="13" type="adreno_mmu_clnt_beh"/> [all …]
|
| H A D | adreno_common.xml | 68 <bitfield name="STENCILREF" low="0" high="7" type="hex"/> 69 <bitfield name="STENCILMASK" low="8" high="15" type="hex"/> 70 <bitfield name="STENCILWRITEMASK" low="16" high="23" type="hex"/> 97 …RB_COPY_DEPTH_STENCIL" value="5"/> <!-- not sure if this is part of MODE or another bitfield?? --> 101 <bitfield name="WINDOW_OFFSET_DISABLE" pos="31" type="boolean"/> 102 <bitfield name="X" low="0" high="14" type="uint"/> 103 <bitfield name="Y" low="16" high="30" type="uint"/> 107 <bitfield name="BASE_ADDR" low="0" high="16"/> 108 <bitfield name="MASK_LEN" low="24" high="28"/> 109 <bitfield name="TRAP_WRITE" pos="29"/> [all …]
|
| H A D | a6xx_gmu.xml | 11 <bitfield name="BUSY_IGN_AHB" pos="23"/> 12 <bitfield name="CX_GX_CPU_BUSY_IGN_AHB" pos="30"/> 16 <bitfield name="BOOT_SLUMBER_SET_MASK" pos="22"/> 17 <bitfield name="BOOT_SLUMBER_CHECK_MASK" pos="30"/> 18 <bitfield name="BOOT_SLUMBER_CLEAR_MASK" pos="30"/> 19 <bitfield name="DCVS_SET_MASK" pos="23"/> 20 <bitfield name="DCVS_CHECK_MASK" pos="31"/> 21 <bitfield name="DCVS_CLEAR_MASK" pos="31"/> 22 <bitfield name="GPU_SET_MASK" pos="18"/> 23 <bitfield name="GPU_CHECK_MASK" pos="26"/> [all …]
|
| H A D | a4xx.xml | 879 <bitfield name="WIDTH" low="0" high="13" type="uint"/> 880 <bitfield name="HEIGHT" low="16" high="29" type="uint"/> 893 <bitfield name="WIDTH" low="0" high="5" shr="5" type="uint"/> 894 <bitfield name="HEIGHT" low="8" high="13" shr="5" type="uint"/> 895 <bitfield name="ENABLE_GMEM" pos="16" type="boolean"/> 898 <bitfield name="BINNING_PASS" pos="0" type="boolean"/> 901 <bitfield name="DISABLE_COLOR_PIPE" pos="5" type="boolean"/> 904 <bitfield name="DISABLE" pos="12" type="boolean"/> 905 <bitfield name="SAMPLES" low="13" high="15" type="uint"/> 908 <bitfield name="COORD_MASK" low="0" high="3" type="hex"/> [all …]
|
| H A D | adreno_pm4.xml | 704 <bitfield name="DST_OFF" low="0" high="15" type="uint"/> 705 <bitfield name="STATE_SRC" low="16" high="18" type="adreno_state_src"/> 706 <bitfield name="STATE_BLOCK" low="19" high="21" type="adreno_state_block"/> 707 <bitfield name="NUM_UNIT" low="22" high="31" type="uint"/> 710 <bitfield name="STATE_TYPE" low="0" high="1" type="adreno_state_type"/> 711 <bitfield name="EXT_SRC_ADDR" low="2" high="31" shr="2"/> 784 <bitfield name="DST_OFF" low="0" high="13" type="uint"/> 785 <bitfield name="STATE_SRC" low="16" high="17" type="a4xx_state_src"/> 786 <bitfield name="STATE_BLOCK" low="18" high="21" type="a4xx_state_block"/> 787 <bitfield name="NUM_UNIT" low="22" high="31" type="uint"/> [all …]
|
| H A D | a5xx.xml | 817 <bitfield name="RBBM_GPU_IDLE" pos="0" type="boolean"/> 818 <bitfield name="RBBM_AHB_ERROR" pos="1" type="boolean"/> 819 <bitfield name="RBBM_TRANSFER_TIMEOUT" pos="2" type="boolean"/> 820 <bitfield name="RBBM_ME_MS_TIMEOUT" pos="3" type="boolean"/> 821 <bitfield name="RBBM_PFP_MS_TIMEOUT" pos="4" type="boolean"/> 822 <bitfield name="RBBM_ETS_MS_TIMEOUT" pos="5" type="boolean"/> 823 <bitfield name="RBBM_ATB_ASYNC_OVERFLOW" pos="6" type="boolean"/> 824 <bitfield name="RBBM_GPC_ERROR" pos="7" type="boolean"/> 825 <bitfield name="CP_SW" pos="8" type="boolean"/> 826 <bitfield name="CP_HW_ERROR" pos="9" type="boolean"/> [all …]
|
| /linux/include/linux/ |
| H A D | bitfield.h | 15 * Bitfield access macros 24 * #include <linux/bitfield.h> 127 * FIELD_PREP() - prepare a bitfield element 132 * be combined with other fields of the bitfield using logical OR. 143 * FIELD_PREP_CONST() - prepare a constant bitfield element 148 * be combined with other fields of the bitfield using logical OR. 167 * FIELD_GET() - extract a bitfield element 169 * @_reg: value of entire bitfield 172 * bitfield passed in as @_reg by masking and shifting it down. 181 * FIELD_MODIFY() - modify a bitfield element [all …]
|
| /linux/drivers/net/ethernet/aquantia/atlantic/macsec/ |
| H A D | macsec_api.h | 59 * rec - [IN] The bitfield values to write to the table row. 77 * rec - [IN] The bitfield values to write to the table row. 95 * rec - [IN] The bitfield values to write to the table row. 113 * rec - [IN] The bitfield values to write to the table row. 131 * rec - [IN] The bitfield values to write to the table row. 149 * rec - [IN] The bitfield values to write to the table row. 167 * rec - [IN] The bitfield values to write to the table row. 185 * rec - [IN] The bitfield values to write to the table row. 203 * rec - [IN] The bitfield values to write to the table row. 221 * rec - [IN] The bitfield values to write to the table row. [all …]
|
| /linux/include/linux/clk/ |
| H A D | ti.h | 31 * @mult_mask: mask of the DPLL M bitfield in @mult_div1_reg 32 * @div1_mask: mask of the DPLL N bitfield in @mult_div1_reg 35 * @control_reg: register containing the DPLL mode bitfield 36 * @enable_mask: mask of the DPLL mode bitfield in @control_reg 49 * @autoidle_reg: register containing the DPLL autoidle mode bitfield 50 * @idlest_reg: register containing the DPLL idle status bitfield 51 * @autoidle_mask: mask of the DPLL autoidle mode bitfield in @autoidle_reg 52 * @freqsel_mask: mask of the DPLL jitter correction bitfield in @control_reg 53 * @dcc_mask: mask of the DPLL DCC correction bitfield @mult_div1_reg 55 * @idlest_mask: mask of the DPLL idle status bitfield in @idlest_reg [all …]
|
| /linux/tools/include/linux/ |
| H A D | bitfield.h | 14 * Bitfield access macros 102 * FIELD_PREP() - prepare a bitfield element 107 * be combined with other fields of the bitfield using logical OR. 116 * FIELD_GET() - extract a bitfield element 118 * @_reg: value of entire bitfield 121 * bitfield passed in as @_reg by masking and shifting it down. 131 extern void __compiletime_error("bad bitfield mask")
|
| /linux/drivers/media/test-drivers/vidtv/ |
| H A D | vidtv_psi.c | 100 return be16_to_cpu(h->bitfield) & mask; in vidtv_psi_get_sec_len() 109 return be16_to_cpu(p->bitfield) & mask; in vidtv_psi_get_pat_program_pid() 118 return be16_to_cpu(s->bitfield) & mask; in vidtv_psi_pmt_stream_get_elem_pid() 121 static void vidtv_psi_set_desc_loop_len(__be16 *bitfield, u16 new_len, in vidtv_psi_set_desc_loop_len() argument 129 new = cpu_to_be16((be16_to_cpu(*bitfield) & mask) | new_len); in vidtv_psi_set_desc_loop_len() 130 *bitfield = new; in vidtv_psi_set_desc_loop_len() 141 new = cpu_to_be16((be16_to_cpu(h->bitfield) & mask) | new_len); in vidtv_psi_set_sec_len() 149 h->bitfield = new; in vidtv_psi_set_sec_len() 162 .bitfield = cpu_to_be16((args->new_psi_section << 14) | args->pid), in vidtv_psi_ts_psi_write_into() 879 vidtv_psi_set_desc_loop_len(&s->bitfield, desc_loop_len, 12); in vidtv_psi_sdt_table_update_sec_len() [all …]
|
| /linux/tools/testing/selftests/bpf/progs/ |
| H A D | verifier_bitfield_write.c | 25 __description("single CO-RE bitfield roundtrip") 39 __description("multiple CO-RE bitfield roundtrip") 60 __description("adjacent CO-RE bitfield roundtrip") 80 __description("multibyte CO-RE bitfield roundtrip")
|