Home
last modified time | relevance | path

Searched full:between (Results 1 – 25 of 3751) sorted by relevance

12345678910>>...151

/linux/drivers/mailbox/
H A DKconfig5 Mailbox is a framework to control hardware communication between
24 which provides unidirectional mailboxes between processing elements.
33 which provides unidirectional mailboxes between processing elements.
61 send short messages between Highbank's A9 cores and the EnergyCore
89 between CPU cores and MCU processor on Some Rockchip SOCs.
99 between the OS and a platform such as the BMC. This medium
110 to send message between processors. Say Y here if you want to use the
136 and K3 architecture SoCs. These may be used for communication between
147 between application processors and other processors/MCU/DSP. Select
157 between application processors and MCU. Say Y here if you want to
[all …]
/linux/tools/testing/selftests/net/forwarding/
H A Dtc_vlan_modify.sh108 check_fail $? "ping between two different vlans passed when should not"
111 check_fail $? "ping6 between two different vlans passed when should not"
119 check_err $? "ping between two different vlans failed when should not"
122 check_err $? "ping6 between two different vlans failed when should not"
135 check_fail $? "ping between two different vlans passed when should not"
138 check_fail $? "ping6 between two different vlans passed when should not"
146 check_err $? "ping between two different vlans failed when should not"
149 check_err $? "ping6 between two different vlans failed when should not"
/linux/net/dccp/ccids/lib/
H A Dpacket_history.c157 if (!dccp_loss_free(s0, s1, n1)) { /* gap between S0 and S1 */ in __do_track_loss()
185 /* gap between S2 and S1: just update loss_prev */ in __one_after_loss()
188 } else { /* gap between S0 and S2 */ in __one_after_loss()
190 * Reorder history to insert S2 between S0 and S1 in __one_after_loss()
217 * Reorder history to insert S3 between S1 and S2 in __two_after_loss()
231 /* hole between S0 and S1 filled by S3 */ in __two_after_loss()
239 /* gap remains between S1 and S2 */ in __two_after_loss()
244 } else /* gap exists between S3 and S1, loss_count stays at 2 */ in __two_after_loss()
251 * The remaining case: S0 < S3 < S1 < S2; gap between S0 and S3 in __two_after_loss()
252 * Reorder history to insert S3 between S0 and S1. in __two_after_loss()
[all …]
/linux/include/linux/
H A Dpercpu-refcount.h10 * There's one important difference between percpu refs and normal atomic_t
145 * There are no implied RCU grace periods between kill and release.
168 * between contaminating the pointer value, meaning that in __ref_is_percpu()
196 * This function is safe to call as long as @ref is between init and exit.
218 * This function is safe to call as long as @ref is between init and exit.
233 * This function is safe to call as long as @ref is between init and exit.
262 * This function is safe to call as long as @ref is between init and exit.
273 * This function is safe to call as long as @ref is between init and exit.
304 * This function is safe to call as long as @ref is between init and exit.
324 * This function is safe to call as long as @ref is between init and exit.
[all …]
/linux/include/linux/sched/
H A Dsd_flags.h40 * involves equalizing a metric between groups), or for flags describing some
41 * shared resource (which would be shared between groups).
89 * NEEDS_GROUPS: Per-CPU capacity is asymmetric between groups.
99 * NEEDS_GROUPS: Per-CPU capacity is asymmetric between groups.
108 * NEEDS_GROUPS: Capacity is shared between groups.
115 * NEEDS_GROUPS: Clusters are shared between groups.
124 * NEEDS_GROUPS: Caches are shared between groups.
/linux/Documentation/userspace-api/
H A Ddma-buf-alloc-exchange.rst9 support for sharing pixel-buffer allocations between processes, devices, and
10 subsystems. Modern systems require extensive integration between all three
80 A value that denotes the relationship between pixel-location co-ordinates
81 and byte-offset values. Typically used as the byte offset between two
83 layouts, the byte offset between two vertically-adjacent pixels. For
101 Each ``DRM_FORMAT_*`` token describes the translation between a pixel
105 and their locations within the pixel memory, and the relationship between color
120 Format modifiers describe a translation mechanism between these per-pixel memory
169 between two contiguous row. For example, a ``DRM_FORMAT_MOD_LINEAR`` buffer
222 CPU access routines to copy data between the different uses, with the
[all …]
/linux/drivers/clk/zynqmp/
H A Dpll.c15 * @hw: Handle between common and hardware-specific interfaces
45 * @hw: Handle between common and hardware-specific interfaces
69 * @hw: Handle between common and hardware-specific interfaces
95 * @hw: Handle between common and hardware-specific interfaces
128 * @hw: Handle between common and hardware-specific interfaces
169 * @hw: Handle between common and hardware-specific interfaces
221 * @hw: Handle between common and hardware-specific interfaces
245 * @hw: Handle between common and hardware-specific interfaces
275 * @hw: Handle between common and hardware-specific interfaces
/linux/Documentation/devicetree/bindings/spi/
H A Dcdns,qspi-nor-peripheral-props.yaml25 outputs are de-asserted between transactions.
29 Delay in nanoseconds between one chip select being de-activated
34 Delay in nanoseconds between last bit of current transaction and
39 Delay in nanoseconds between setting qspi_n_ss_out low and
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dti-aemif.txt96 Time between the end of one asynchronous memory
99 between a read followed by read or a write
103 Time between the beginning of a memory cycle
108 Time between the activation and deactivation of
113 Time between the deactivation of the read
120 Time between the beginning of a memory cycle
125 Time between the activation and deactivation of
130 Time between the deactivation of the write
/linux/Documentation/dev-tools/
H A Dcheckuapi.rst78 Checking changes to UAPI headers between HEAD and dirty tree...
102 Checking changes to UAPI headers between HEAD and dirty tree...
126 Checking changes to UAPI headers between HEAD and dirty tree...
152 Checking changes to UAPI headers between HEAD and dirty tree...
177 Checking changes to UAPI headers between HEAD^1 and HEAD...
184 let's pass ``-p HEAD~2`` to the script so it checks UAPI changes between
190 Checking changes to UAPI headers between HEAD~2 and HEAD...
229 No changes to UAPI headers were applied between HEAD and dirty tree
240 Checking changes to UAPI headers between HEAD and dirty tree...
287 Checking changes to UAPI headers between HEAD and dirty tree...
[all …]
/linux/drivers/net/ethernet/freescale/
H A Ducc_geth.h63 frames) transmitted that were between
67 frames) transmitted that were between 128
73 frames) received that were between MINLength
76 frames) received that were between 128
497 u32 txpkts256; /* total packets (including bad) between 256
499 u32 txpkts512; /* total packets (including bad) between 512
501 u32 txpkts1024; /* total packets (including bad) between 1024
503 u32 txpktsjumbo; /* total packets (including bad) between 1024
521 u32 pkts256; /* total frames (including bad) between 256 and
523 u32 pkts512; /* total frames (including bad) between 512 and
[all …]
/linux/drivers/accel/habanalabs/common/
H A Dsecurity.c298 * @dcore_offset: offset between dcores
300 * @instance_offset: offset between instances
350 * @dcore_offset: offset between dcores
352 * @instance_offset: offset between instances
378 * @dcore_offset: offset between dcores
380 * @instance_offset: offset between instances
436 * @dcore_offset: offset between dcores
438 * @instance_offset: offset between instances
464 * @instance_offset: offset between instances
512 * @instance_offset: offset between instances
[all …]
H A Dsecurity.h32 * @major_offset: address gap between 2 consecutive major blocks of particular type,
33 * e.g., offset between NIC0_UMR0_0 and NIC1_UMR0_0 is 0x80000.
34 * @minor_offset: address gap between 2 consecutive minor blocks of particular type,
35 * e.g., offset between NIC0_UMR0_0 and NIC0_UMR1_0 is 0x20000.
36 * @sub_minor_offset: address gap between 2 consecutive sub_minor blocks of particular
37 * type, e.g., offset between NIC0_UMR0_0 and NIC0_UMR0_1 is 0x1000.
/linux/Documentation/input/
H A Dmulti-touch-protocol.rst53 The main difference between the stateless type A protocol and the stateful
107 raw data for all present contacts are sent between every synchronization
189 indicate the distance between the contact and the surface.
268 The distance, in surface units, between the contact and the surface. Zero
289 support is possible if the device can distinguish between the two axes, but
290 not (uniquely) any values in between. In such cases, the range of
301 the device cannot distinguish between the intended touch point and the
306 device cannot distinguish between the intended touch point and the tool
316 between different tool types, such as a finger or a pen. In such cases, the
356 the device can distinguish between a finger along the Y axis (0) and a
[all …]
/linux/Documentation/mm/
H A Dzsmalloc.rst59 the number of zspages with usage ratio between 10% and 20%
61 the number of zspages with usage ratio between 20% and 30%
63 the number of zspages with usage ratio between 30% and 40%
65 the number of zspages with usage ratio between 40% and 50%
67 the number of zspages with usage ratio between 50% and 60%
69 the number of zspages with usage ratio between 60% and 70%
71 the number of zspages with usage ratio between 70% and 80%
73 the number of zspages with usage ratio between 80% and 90%
75 the number of zspages with usage ratio between 90% and 99%
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-iio-adc-hi843523 The low voltage threshold range is between 2..21V.
24 Hysteresis between low and high thresholds can not be lower then 2 and
43 The high voltage threshold range is between 3..22V.
44 Hysteresis between low and high thresholds can not be lower then 2 and
/linux/Documentation/admin-guide/media/
H A Dmgb4.rst154 Number of PCLK pulses between deassertion of the HSYNC signal and the first
161 Number of PCLK pulses between the end of the last valid pixel in the video
168 Number of video lines between deassertion of the VSYNC signal and the video
175 Number of video lines between the end of the last valid pixel line (marked
257 Output pixel clock frequency. Allowed values are between 25000-190000(kHz)
258 and there is a non-linear stepping between two consecutive allowed
273 Number of PCLK pulses between deassertion of the HSYNC signal and the first
277 Number of PCLK pulses between the end of the last valid pixel in the video
282 Number of video lines between deassertion of the VSYNC signal and the video
286 Number of video lines between the end of the last valid pixel line (marked
/linux/drivers/net/ethernet/atheros/atl1e/
H A Datl1e.h259 …unsigned long rx_sz_65_127; /* The number of good and bad packets received that are between 65 a…
260 …unsigned long rx_sz_128_255; /* The number of good and bad packets received that are between 128 …
261 …unsigned long rx_sz_256_511; /* The number of good and bad packets received that are between 256 …
262 …unsigned long rx_sz_512_1023; /* The number of good and bad packets received that are between 512 …
263 …unsigned long rx_sz_1024_1518; /* The number of good and bad packets received that are between
264 …unsigned long rx_sz_1519_max; /* The number of good and bad packets received that are between 1519…
283 …unsigned long tx_sz_65_127; /* The number of good and bad packets transmitted that are between 6…
284 …unsigned long tx_sz_128_255; /* The number of good and bad packets transmitted that are between 1…
285 …unsigned long tx_sz_256_511; /* The number of good and bad packets transmitted that are between 2…
286 …unsigned long tx_sz_512_1023; /* The number of good and bad packets transmitted that are between 5…
[all …]
/linux/drivers/clk/zynq/
H A Dpll.c16 * @hw: Handle between common and hardware-specific interfaces
46 * @hw: Handle between common and hardware-specific interfaces
67 * @hw: Handle between common and hardware-specific interfaces
89 * @hw: Handle between common and hardware-specific interfaces
112 * @hw: Handle between common and hardware-specific interfaces
142 * @hw: Handle between common and hardware-specific interfaces
/linux/drivers/misc/cxl/
H A Dhcalls.h93 * are between 0 and (ibm,error-buffer-size - 1)
103 * between 0 and (ibm,#config-records - 1)
105 * valid values are between 0 and (ibm,config-record-size - 1)
122 * Parameter1 = # of VPD record to retrieve, valid values are between 0
127 * values are between 0 and 256
180 * values are between 0 and 256
/linux/tools/memory-model/litmus-tests/
H A DREADME25 between each pairs of reads. In other words, is smp_mb()
33 between each pairs of reads. In other words, is anything at all
67 Does a unlock+lock pair provides ordering guarantee between a
98 Does a unlock+lock pair provides ordering guarantee between a
102 Does a smp_wmb() (between the stores) and an smp_rmb() (between
213 interleaving descriptions of the relation between a pair of consecutive
254 The descriptors that describe connections between consecutive accesses
/linux/Documentation/userspace-api/media/v4l/
H A Dfield-order.rst9 We have to distinguish between progressive and interlaced video.
13 odd and even field are transmitted, and due to a small delay between
23 object on screen may well move between one field and the next. For
29 combine to frames. We distinguish between top (aka odd) and bottom (aka
43 determined by the video standard. Hence the distinction between temporal
127 any dropped fields between them (fields can drop individually),
/linux/arch/arm/mach-omap2/
H A Dclockdomain.h76 * struct clkdm_dep - encode dependencies between clockdomains
146 * @clkdm_add_wkdep: Add a wakeup dependency between clk domains
147 * @clkdm_del_wkdep: Delete a wakeup dependency between clk domains
148 * @clkdm_read_wkdep: Read wakeup dependency state between clk domains
150 * @clkdm_add_sleepdep: Add a sleep dependency between clk domains
151 * @clkdm_del_sleepdep: Delete a sleep dependency between clk domains
152 * @clkdm_read_sleepdep: Read sleep dependency state between clk domains
/linux/drivers/net/ethernet/atheros/atl1c/
H A Datl1c.h310 …unsigned long rx_sz_65_127; /* The number of good and bad packets received that are between 65 and…
311 …unsigned long rx_sz_128_255; /* The number of good and bad packets received that are between 128 a…
312 …unsigned long rx_sz_256_511; /* The number of good and bad packets received that are between 256 a…
313 …unsigned long rx_sz_512_1023; /* The number of good and bad packets received that are between 512 …
314 …unsigned long rx_sz_1024_1518; /* The number of good and bad packets received that are between 102…
315 …unsigned long rx_sz_1519_max; /* The number of good and bad packets received that are between 1519…
334 …unsigned long tx_sz_65_127; /* The number of good and bad packets transmitted that are between 65 …
335 …unsigned long tx_sz_128_255; /* The number of good and bad packets transmitted that are between 12…
336 …unsigned long tx_sz_256_511; /* The number of good and bad packets transmitted that are between 25…
337 …unsigned long tx_sz_512_1023; /* The number of good and bad packets transmitted that are between 5…
[all …]
/linux/tools/perf/pmu-events/arch/x86/jaketown/
H A Duncore-memory.json184 …be used to track multiple ranks simultaneously. There is no distinction between the different CKE…
194 …be used to track multiple ranks simultaneously. There is no distinction between the different CKE…
204 …be used to track multiple ranks simultaneously. There is no distinction between the different CKE…
214 …be used to track multiple ranks simultaneously. There is no distinction between the different CKE…
224 …be used to track multiple ranks simultaneously. There is no distinction between the different CKE…
234 …be used to track multiple ranks simultaneously. There is no distinction between the different CKE…
244 …be used to track multiple ranks simultaneously. There is no distinction between the different CKE…
254 …be used to track multiple ranks simultaneously. There is no distinction between the different CKE…
282 …constraints or by the PCU throttling. It is not possible to distinguish between the two. This ca…
292 …constraints or by the PCU throttling. It is not possible to distinguish between the two. This ca…
[all …]

12345678910>>...151