Home
last modified time | relevance | path

Searched full:armpll (Results 1 – 25 of 31) sorted by relevance

12

/linux/Documentation/devicetree/bindings/clock/
H A Dbrcm,iproc-clocks.yaml15 An SoC from the iProc family may have several PLLs, e.g., ARMPLL, GENPLL,
25 - brcm,bcm63138-armpll
26 - brcm,cygnus-armpll
32 - brcm,hr2-armpll
33 - brcm,nsp-armpll
76 - brcm,cygnus-armpll
77 - brcm,nsp-armpll
93 - brcm,cygnus-armpll
111 armpll crystal N/A N/A
150 - brcm,hr2-armpll
[all …]
H A Dzynq-7000.txt41 0: armpll
96 clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
H A Dkeystone-pll.txt2 a divider and a post divider. The additional PLL IPs like ARMPLL, DDRPLL
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm-cygnus-clock.dtsi45 armpll: armpll@19000000 { label
47 compatible = "brcm,cygnus-armpll";
56 clocks = <&armpll>;
65 clocks = <&armpll>;
H A Dbcm63138.dtsi56 clocks = <&armpll>;
65 clocks = <&armpll>;
131 armpll: armpll@20000 { label
133 compatible = "brcm,bcm63138-armpll";
H A Dbcm5301x.dtsi15 compatible = "brcm,nsp-armpll";
H A Dbcm-hr2.dtsi70 compatible = "brcm,hr2-armpll";
/linux/drivers/clk/mediatek/
H A Dclk-mt7622-infracfg.c28 "armpll",
30 "armpll"
H A Dclk-mt7986-apmixed.c43 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0x0, PLL_AO, 32,
H A Dclk-mt7629.c283 "armpll",
285 "armpll"
313 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0,
H A Dclk-mt8516-apmixedsys.c60 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0100, 0x0110, 0, 0,
H A Dclk-mt7981-apmixed.c45 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0x00000001, PLL_AO,
H A Dclk-mt8167-apmixedsys.c59 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0100, 0x0110, 0, 0,
H A Dclk-mt7622-apmixedsys.c59 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0200, 0x020C, 0,
H A Dclk-mt2701.c124 FACTOR(CLK_TOP_ARMPLL_1P3G, "armpll_1p3g_ck", "armpll", 1, 1),
477 "armpll",
940 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x200, 0x20c, 0x80000000,
H A Dclk-mt8365-apmixedsys.c83 PLL_B(CLK_APMIXED_ARMPLL, "armpll", 0x030C, 0x0318, 0x00000001, PLL_AO,
/linux/drivers/clk/zynq/
H A Dclkc.c51 armpll, ddrpll, iopll, enumerator
238 cpu_parents[0] = clk_output_name[armpll]; in zynq_clk_setup()
239 cpu_parents[1] = clk_output_name[armpll]; in zynq_clk_setup()
244 periph_parents[2] = clk_output_name[armpll]; in zynq_clk_setup()
260 clks[armpll] = clk_register_mux(NULL, clk_output_name[armpll], in zynq_clk_setup()
/linux/drivers/cpufreq/
H A Dmediatek-cpufreq.c205 struct clk *armpll = clk_get_parent(cpu_clk); in mtk_cpufreq_set_target() local
274 ret = clk_set_rate(armpll, freq_hz); in mtk_cpufreq_set_target()
278 clk_set_parent(cpu_clk, armpll); in mtk_cpufreq_set_target()
284 ret = clk_set_parent(cpu_clk, armpll); in mtk_cpufreq_set_target()
302 clk_set_rate(armpll, pre_freq_hz); in mtk_cpufreq_set_target()
303 clk_set_parent(cpu_clk, armpll); in mtk_cpufreq_set_target()
/linux/drivers/clk/bcm/
H A Dclk-bcm63xx.c12 CLK_OF_DECLARE(bcm63138_armpll, "brcm,bcm63138-armpll", bcm63138_armpll_init);
H A Dclk-hr2.c17 CLK_OF_DECLARE(hr2_armpll, "brcm,hr2-armpll", hr2_armpll_init);
H A DMakefile9 obj-$(CONFIG_COMMON_CLK_IPROC) += clk-iproc-armpll.o clk-iproc-pll.o clk-iproc-asiu.o
H A Dclk-nsp.c33 CLK_OF_DECLARE(nsp_armpll, "brcm,nsp-armpll", nsp_armpll_init);
H A Dclk-cygnus.c45 CLK_OF_DECLARE(cygnus_armpll, "brcm,cygnus-armpll", cygnus_armpll_init);
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt8365.dtsi164 clock-names = "cpu", "intermediate", "armpll";
184 clock-names = "cpu", "intermediate", "armpll";
204 clock-names = "cpu", "intermediate", "armpll";
H A Dmt8516.dtsi98 clock-names = "cpu", "intermediate", "armpll";

12