Home
last modified time | relevance | path

Searched full:apb3 (Results 1 – 14 of 14) sorted by relevance

/linux/Documentation/devicetree/bindings/net/pcs/
H A Dsnps,dw-xpcs.yaml22 by means of the APB3/MCI interfaces. In the later case the XPCS can be mapped
50 MCI or APB3 management interfaces, then the space mapping can be
80 The MCI and APB3 interfaces are supposed to be equipped with a clock
/linux/Documentation/devicetree/bindings/hwmon/
H A Dbaikal,bt1-pvt.yaml20 sensor core functionality (APB3-bus based) and exposes an additional
41 APB3-------------------------------------------------+
61 - description: APB3 interface clock
/linux/Documentation/devicetree/bindings/gpio/
H A Dnuvoton,sgpio.yaml17 Clock is a division of the APB3 clock.
/linux/Documentation/devicetree/bindings/watchdog/
H A Dsnps,dw-wdt.yaml49 - description: APB3 interface clock
/linux/include/dt-bindings/mfd/
H A Dstm32h7-rcc.h58 /* APB3 */
/linux/drivers/net/pcs/
H A Dpcs-xpcs-plat.c308 pxpcs->bus->name = "DW XPCS MCI/APB3"; in xpcs_plat_init_bus()
321 * the MDIO and MCI/APB3 IO interfaces utilized for the DW XPCS CSRs in xpcs_plat_init_bus()
/linux/drivers/clk/thead/
H A Dclk-th1520-ap.c477 .hw.init = CLK_HW_INIT_PARENTS_HW("apb3-cpusys-pclk",
795 static CCU_GATE(CLK_PERISYS_APB3_HCLK, perisys_apb3_hclk, "perisys-apb3-hclk", perisys_ahb_hclk_pd,
/linux/drivers/clk/
H A Dclk-npcm7xx.c213 #define NPCM7XX_CLK_S_APB3 "apb3"
H A Dclk-npcm8xx.c203 …{ NPCM8XX_CLKDIV2, 28, 2, "apb3", &npcm8xx_pre_divs[1].hw, CLK_DIVIDER_READ_ONLY | CLK_DIVIDER_POW…
H A Dclk-stm32h7.c526 /* * APB3 peripheral */ in register_core_and_bus_clocks()
/linux/drivers/clk/nxp/
H A Dclk-lpc18xx-cgu.c230 LPC1XX_CGU_BASE_CLK(APB3, base_common_src_ids, 0),
/linux/drivers/gpu/drm/meson/
H A Dmeson_dw_hdmi.c613 /* Enable APB3 fail on error */ in meson_dw_hdmi_init()
/linux/drivers/hwmon/
H A Dbt1-pvt.c183 * sub-block registers space via the APB3 bus. In addition the wrapper provides
/linux/drivers/net/ethernet/amd/xgbe/
H A Dxgbe-dev.c1228 /* The PCS registers are accessed using mmio. The underlying APB3 in xgbe_read_mmd_regs_v1()
1256 /* The PCS registers are accessed using mmio. The underlying APB3 in xgbe_write_mmd_regs_v1()