Home
last modified time | relevance | path

Searched +full:480 +full:i (Results 1 – 25 of 125) sorted by relevance

12345

/freebsd/sys/geom/eli/
H A Dg_eli_integrity.c60 * Let's store HMAC in sector. This is a must. This leaves us 480 bytes for
61 * data. We can't use that directly (ie. we can't create provider with 480 bytes
70 * original provider. I find it as an acceptable cost.
78 …* |32b |480b| |32b |480b| |32b |480b| |32b |480b| |32b |480b| |32b |480b| |32b |480b| |32b |4…
85 * |480b|480b|480b|480b|480b|480b|480b|480b|256b|
179 u_int i, lsec, nsec, data_secsize, decr_secsize, encr_secsize; in g_eli_auth_read_done() local
186 /* Number of data bytes in one encrypted sector, eg. 480. */ in g_eli_auth_read_done()
198 for (i = 1; i <= nsec; i++) { in g_eli_auth_read_done()
200 if ((i % lsec) == 0) in g_eli_auth_read_done()
207 u_int i, lsec, nsec, data_secsize, decr_secsize, encr_secsize; in g_eli_auth_read_done() local
[all …]
/freebsd/sys/dev/videomode/
H A Dvideomode.c23 #define I VID_INTERLACE macro
35 M("640x480x60",640,480,25175,656,752,800,490,492,525,HN|VN),
36 M("640x480x72",640,480,31500,664,704,832,489,492,520,HN|VN),
37 M("640x480x75",640,480,31500,656,720,840,481,484,500,HN|VN),
38 M("640x480x85",640,480,36000,696,752,832,481,484,509,HN|VN),
44 M("1024x768x87i",1024,768,44900,1032,1208,1264,768,776,817,HP|VP|I),
93 M("512x384x87i",512,384,22450,516,604,632,384,388,408,HP|VP|DS|I),
101 M("640x480x60",640,480,54000,688,744,900,480,482,500,HP|VP|DS),
102 M("640x480x85",640,480,74250,672,752,864,480,482,505,HP|VP|DS),
/freebsd/sys/contrib/device-tree/Bindings/display/panel/
H A Dsitronix,st7701.yaml14 capable of supporting up to 480RGBX864 in resolution. It provides
17 Techstar TS8550B is 480x854, 2-lane MIPI DSI LCD panel which has
20 Densitron DMT028VGHMCMI-1A is 480x640, 2-lane MIPI DSI LCD panel
42 description: I/O system regulator
/freebsd/sys/dev/ow/
H A Dow.c83 .t_rstl = 480,
84 .t_rsth = 480,
111 .t_rstl = 480, /* 480 <= t < inf */
112 .t_rsth = 480, /* 480 <= t < inf */
186 sysctl_ow_timing_ ## mode ## _ ## param, "I", \
211 int i; in ow_send_byte() local
213 for (i = 0; i < 8; i++) in ow_send_byte()
214 if (byte & (1 << i)) in ow_send_byte()
223 int i; in ow_read_byte() local
227 for (i = 0; i < 8; i++) { in ow_read_byte()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Domap-usb-host.txt6 - reg: should contain one register range i.e. start and length
51 * "usb_host_hs_hsic480m_p1_clk" - Port 1 480MHz HSIC clock gate.
52 * "usb_host_hs_hsic480m_p2_clk" - Port 2 480MHz HSIC clock gate.
53 * "usb_host_hs_hsic480m_p3_clk" - Port 3 480MHz HSIC clock gate.
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/
H A Dimx6dl-aristainetos_4.dts12 model = "aristainetos i.MX6 Dual Lite Board 4";
40 timing0: timing-480x800p60 {
42 hactive = <480>;
H A Dimx6dl-aristainetos2_4.dts48 model = "aristainetos2 i.MX6 Dual Lite Board 4";
88 timing0: timing-480x800p57 {
90 hactive = <480>;
H A Dimx6q-icore.dts13 model = "Engicam i.CoreM6 Quad/Dual Starter Kit";
47 vactive = <480>;
H A Dimx6dl-aristainetos_7.dts12 model = "aristainetos i.MX6 Dual Lite Board 7";
32 vactive = <480>;
/freebsd/sys/contrib/dev/mediatek/mt76/
H A Dmt76x02_dfs.c64 RADAR_SPEC(0, 40, 4, 54, 96, 480, 150, 2900, 80100, 40, 0,
73 RADAR_SPEC(0, 40, 4, 54, 96, 480, 150, 2900, 80100, 40, 0,
82 RADAR_SPEC(0, 40, 4, 54, 96, 480, 150, 2900, 80100, 40, 0,
94 RADAR_SPEC(0, 40, 4, 44, 96, 480, 150, 2900, 80100, 40, 0,
103 RADAR_SPEC(0, 40, 4, 44, 96, 480, 150, 2900, 80100, 40, 0,
112 RADAR_SPEC(0, 40, 4, 44, 96, 480, 150, 2900, 80100, 40, 0,
209 int i; in mt76x02_dfs_detector_reset() local
215 for (i = 0; i < ARRAY_SIZE(dfs_pd->event_rb); i++) { in mt76x02_dfs_detector_reset()
216 dfs_pd->event_rb[i].h_rb = 0; in mt76x02_dfs_detector_reset()
217 dfs_pd->event_rb[i].t_rb = 0; in mt76x02_dfs_detector_reset()
[all …]
/freebsd/sys/contrib/device-tree/Bindings/
H A Dxilinx.txt92 i) Xilinx ML300 Framebuffer
100 Default is <d#640 d#480>
102 Default is <d#1024 d#480>.
/freebsd/sys/contrib/device-tree/Bindings/display/
H A Dmxsfb.txt6 - compatible: Should be "fsl,imx23-lcdif" for i.MX23.
7 Should be "fsl,imx28-lcdif" for i.MX28.
8 Should be "fsl,imx6sx-lcdif" for i.MX6SX.
9 Should be "fsl,imx8mq-lcdif" for i.MX8MQ.
42 - compatible: Should be "fsl,imx23-lcdif" for i.MX23.
43 Should be "fsl,imx28-lcdif" for i.MX28.
73 vactive = <480>;
H A Damlogic,meson-dw-hdmi.yaml37 selects either the ENCI encoder for the 576i or 480i formats or the ENCP
/freebsd/sys/contrib/device-tree/Bindings/display/imx/
H A Dfsl,imx-lcdc.yaml7 title: Freescale i.MX LCD Controller, found on i.MX1, i.MX21, i.MX25 and i.MX27
136 vactive = <480>;
/freebsd/usr.sbin/periodic/
H A Dperiodic.conf100 daily_backup_gmirror_enable="NO" # Backup of gmirror info (i.e., output of `gmirror list`)
171 # 480.leapfile-ntpd
174 # 480.status-ntpd
407 local i sourced_files
409 for i in ${periodic_conf_files}; do
411 *:$i:*)
414 sourced_files="${sourced_files}:$i:"
415 [ -r $i ] && . $i
/freebsd/contrib/ofed/libibmad/
H A Dfields.c404 {BITSOFFS(480, 16), "TrapLID", mad_dump_uint},
427 {480, 32, "XmtDataSL14", mad_dump_uint},
448 {480, 32, "RcvDataSL14", mad_dump_uint},
500 {BITSOFFS(480, 16), "CounterSelect11", mad_dump_hex},
532 {BITSOFFS(480, 16), "CapabilityMask2", mad_dump_portcapmask2},
561 {480, 32, "FECCorrectableBlockCtrLane4", mad_dump_uint},
637 {480, 32, "PortVLOpData14", mad_dump_uint},
728 {480, 32, "PortSLRcvFECN14", mad_dump_uint},
749 {480, 32, "PortSLRcvBECN14", mad_dump_uint},
776 {480, 32, "PortVLXmitTimeCong14", mad_dump_uint},
[all …]
/freebsd/sys/contrib/device-tree/Bindings/media/
H A Dti,omap3isp.txt17 syscon : the phandle and register offset to the Complex I/O or CSI-PHY
58 isp@480bc000 {
/freebsd/sys/contrib/device-tree/src/riscv/renesas/
H A Dr9a07g043f.dtsi28 riscv,isa-extensions = "i", "m", "a", "f", "d", "c",
32 i-cache-size = <0x8000>;
33 i-cache-line-size = <0x40>;
76 <480 IRQ_TYPE_LEVEL_HIGH>,
/freebsd/sys/dev/vt/hw/vga/
H A Dvt_vga.c76 #define VT_VGA_HEIGHT 480
440 unsigned int i, bytes; in vga_copy_bitmap_portion() local
445 for (i = 0; i < y_count; ++i) { in vga_copy_bitmap_portion()
446 vga_compute_shifted_pattern(src + (src_y + i) * bytes, in vga_copy_bitmap_portion()
461 src_mask + (src_y + i) * bytes, in vga_copy_bitmap_portion()
477 pattern_2colors[dst_y + i] &= ~mask; in vga_copy_bitmap_portion()
478 pattern_2colors[dst_y + i] |= pattern; in vga_copy_bitmap_portion()
494 pattern_ncolors[(dst_y + i) * 16 + j] &= in vga_copy_bitmap_portion()
497 pattern_ncolors[(dst_y + i) * 16 + fg] |= pattern; in vga_copy_bitmap_portion()
498 pattern_ncolors[(dst_y + i) * 16 + bg] |= (~pattern & mask); in vga_copy_bitmap_portion()
[all …]
/freebsd/sys/arm/nvidia/tegra124/
H A Dtegra124_clk_pll.c132 PLLU: Clock source for USB PHY, provides 12/60/480 MHz
308 /* PLLU: 480 MHz Clock source for USB PHY, provides 12/60/480 MHz */
541 int i; in wait_for_lock() local
543 for (i = PLL_LOCK_TIMEOUT / 10; i > 0; i--) { in wait_for_lock()
548 if (i <= 0) { in wait_for_lock()
983 if (*fout == 480000000) /* PLLU is fixed to 480 MHz */ in tegra124_pll_set_freq()
1141 int i, rv; in tegra124_init_plls() local
1143 for (i = 0; i < nitems(pll_clks); i++) { in tegra124_init_plls()
1144 rv = pll_register(sc->clkdom, pll_clks + i); in tegra124_init_plls()
/freebsd/lib/libc/db/man/
H A Dbtree.383 Permit duplicate keys in the tree, i.e., permit insertion if the key to be
119 cache can reduce the number of I/O operations significantly.
141 pages, i.e., if a key or data item is longer than the pagesize divided
153 underlying file system I/O block size.
265 .%P 471-480
/freebsd/crypto/krb5/src/plugins/kdb/db2/libdb2/man/
H A Ddb_btree.366 cache can reduce the number of I/O operations significantly.
92 Permit duplicate keys in the tree, i.e. permit insertion if the key to be
124 .\" .I maxkeypage
127 .\" .I maxkeypage
134 pages, i.e. if a key or data item is longer than the pagesize divided
166 underlying file system I/O block size.
246 D.E. Knuth, 1968, pp 471-480.
/freebsd/sys/contrib/device-tree/Bindings/powerpc/fsl/
H A Ddma.txt10 - reg : DMA General Status Register, i.e. DGSR which contains
76 - reg : DMA General Status Register, i.e. DGSR which contains
137 i.e. DGSR0 which includes status for channel 1~4, and
190 dma-channel@480 {
/freebsd/sys/contrib/device-tree/Bindings/soc/fsl/cpm_qe/
H A Dqe.txt13 i) Root QE device
50 reg = <e0100000 480>;
/freebsd/sbin/ipf/ipf/
H A Dipf.5913 ordering amongst the entire ruleset. For example, if I was using this
922 and I was getting lots of connections to my email server from 10.1.1.1
923 to deliver spam, I could load the following rule to complement the above:
1297 I can do this:
1558 tcp_close_wait 1 MAXINT 480
1563 tcp_syn_received 1 MAXINT 480
1564 tcp_syn_sent 1 MAXINT 480
1565 tcp_time_wait 1 MAXINT 480
1566 tcp_timeout 1 MAXINT 480

12345