Home
last modified time | relevance | path

Searched +full:400 +full:us (Results 1 – 25 of 274) sorted by relevance

1234567891011

/linux/Documentation/devicetree/bindings/iio/pressure/
H A Dhoneywell,hsc030pa.yaml34 …https://prod-edam.honeywell.com/content/dam/honeywell-edam/sps/siot/en-us/products/sensors/pressur…
35 …https://prod-edam.honeywell.com/content/dam/honeywell-edam/sps/siot/en-us/products/sensors/pressur…
65 400MD, 600MD, 001BD, 1.6BD, 2.5BD, 004BD, 2.5MG, 004MG, 006MG,
66 010MG, 016MG, 025MG, 040MG, 060MG, 100MG, 160MG, 250MG, 400MG,
68 250KA, 400KA, 600KA, 001GA, 160LD, 250LD, 400LD, 600LD, 001KD,
70 100KD, 160KD, 250KD, 400KD, 250LG, 400LG, 600LG, 001KG, 1.6KG,
72 160KG, 250KG, 400KG, 600KG, 001GG, 015PA, 030PA, 060PA, 100PA,
/linux/drivers/phy/marvell/
H A Dphy-mmp3-usb.c211 * | 200us | 400us | 40| 400us | USB PHY READY in mmp3_usb_phy_calibrate()
216 udelay(400); in mmp3_usb_phy_calibrate()
220 udelay(400); in mmp3_usb_phy_calibrate()
/linux/include/linux/sunrpc/
H A Dmsg_prot.h43 #define RPC_MAX_AUTH_SIZE (400)
131 * body<RPC_MAX_AUTH_SIZE> 100 xdr units = 400 bytes
136 * body<RPC_MAX_AUTH_SIZE> 100 xdr units = 400 bytes
176 * US-ASCII string:
193 * US-ASCII string:
/linux/arch/arm/boot/dts/arm/
H A Dvexpress-v2p-ca15_a7.dts92 entry-latency-us = <1000>;
93 exit-latency-us = <700>;
94 min-residency-us = <2000>;
100 entry-latency-us = <1000>;
101 exit-latency-us = <500>;
102 min-residency-us = <2500>;
162 compatible = "arm,cci-400";
169 compatible = "arm,cci-400-ctrl-if";
175 compatible = "arm,cci-400-ctrl-if";
181 compatible = "arm,cci-400-pmu,r0";
/linux/Documentation/devicetree/bindings/regulator/
H A Drichtek,rt6245-regulator.yaml55 delay time 0us, 10us, 20us, 40us. If this property is missing then keep
63 Buck switch frequency selection. Each respective value means 400KHz,
H A Dqcom-labibb-regulator.yaml32 qcom,soft-start-us:
34 enum: [200, 400, 600, 800]
/linux/arch/arm64/boot/dts/synaptics/
H A Dberlin4ct.dtsi77 entry-latency-us = <75>;
78 exit-latency-us = <155>;
79 min-residency-us = <1000>;
117 compatible = "arm,gic-400";
135 gpio0: gpio@400 {
/linux/arch/arm/include/asm/
H A Dkgdb.h19 * it will send us an SWI command to write into memory as the
27 * switch from SVC to UND mode, allowing us to save full kernel state.
79 #define BUFMAX 400
/linux/drivers/hwmon/
H A Dltc4260.c53 /* 400 mV resolution. Convert to mV. */ in ltc4260_get_value()
54 val = val * 400; in ltc4260_get_value()
182 MODULE_AUTHOR("Guenter Roeck <linux@roeck-us.net>");
/linux/Documentation/dev-tools/
H A Dgpio-sloppy-logic-analyzer.rst67 snippet which analyzes an I2C bus at 400kHz on a Renesas Salvator-XS board, the
70 parameter. The bus speed is 400kHz. So, the sampling theorem says we need to
76 us assume 15ms here which results in the parameter ``-d 15000``. So,
/linux/arch/arm64/boot/dts/sprd/
H A Dums9620.dtsi80 CPU4: cpu@400 {
117 entry-latency-us = <1000>;
118 exit-latency-us = <500>;
119 min-residency-us = <2500>;
126 entry-latency-us = <4000>;
127 exit-latency-us = <4000>;
128 min-residency-us = <10000>;
/linux/Documentation/devicetree/bindings/thermal/
H A Dqcom-spmi-adc-tm-hc.yaml78 qcom,hw-settle-time-us:
80 enum: [0, 100, 200, 300, 400, 500, 600, 700, 1000, 2000, 4000, 6000, 8000, 10000]
145 qcom,hw-settle-time-us = <200>;
H A Dqcom-spmi-adc-tm5.yaml83 qcom,hw-settle-time-us:
85 … enum: [15, 100, 200, 300, 400, 500, 600, 700, 1000, 2000, 4000, 8000, 16000, 32000, 64000, 128000]
201 qcom,hw-settle-time-us = <200>;
251 qcom,hw-settle-time-us = <200>;
259 qcom,hw-settle-time-us = <200>;
/linux/drivers/iio/light/
H A Dzopt2201.c43 #define ZOPT2201_MEAS_RES_20BIT 0 /* takes 400 ms */
106 unsigned long us; /* measurement time in micro seconds */ member
170 { 0, 400, 4, 1 },
197 unsigned long t = zopt2201_resolution[data->res].us; in zopt2201_read()
297 *val2 = zopt2201_resolution[data->res].us; in zopt2201_read_raw()
328 if (val2 == zopt2201_resolution[i].us) { in zopt2201_write_resolution()
442 zopt2201_resolution[i].us); in zopt2201_show_int_time_available()
/linux/tools/testing/selftests/powerpc/pmu/ebb/
H A Dlost_exception_test.c49 orig_period = max_period = sample_period = 400; in test_body()
56 * us entering the kernel to do the syscall. We then need the in test_body()
/linux/drivers/i2c/busses/
H A Di2c-designware-master.c73 4000, /* tHD;STA = tHIGH = 4.0 us */ in i2c_dw_set_timings_master()
80 4700, /* tLOW = 4.7 us */ in i2c_dw_set_timings_master()
129 600, /* tHD;STA = tHIGH = 0.6 us */ in i2c_dw_set_timings_master()
136 1300, /* tLOW = 1.3 us */ in i2c_dw_set_timings_master()
159 * capacitance are only 100pF and 400pF. in i2c_dw_set_timings_master()
161 * to 400, t_high and t_low are assumed to be in i2c_dw_set_timings_master()
162 * appropriate values for 400pF, otherwise 100pF. in i2c_dw_set_timings_master()
164 if (dev->bus_capacitance_pF >= 400) { in i2c_dw_set_timings_master()
165 /* assume bus capacitance is 400pF */ in i2c_dw_set_timings_master()
H A Di2c-designware-common.c205 * Only standard mode at 100kHz, fast mode at 400kHz, in i2c_dw_validate_speed()
214 "%d Hz is unsupported, only 100kHz, 400kHz, 1MHz and 3.4MHz are supported\n", in i2c_dw_validate_speed()
455 * should be 0.3 us, for safety. in i2c_dw_scl_lcnt()
531 * transfer supported by the driver (for 400KHz this is in __i2c_dw_disable()
532 * 25us) to ensure the I2C ENABLE bit is already set in __i2c_dw_disable()
560 * transfer supported by the driver (for 400kHz this is in __i2c_dw_disable()
561 * 25us) as described in the DesignWare I2C databook. in __i2c_dw_disable()
/linux/drivers/iio/pressure/
H A Dhsc030pa.c7 …* Datasheet: https://prod-edam.honeywell.com/content/dam/honeywell-edam/sps/siot/en-us/products/se…
103 [HSC400MD] = "400MD", [HSC600MD] = "600MD", [HSC001BD] = "001BD",
108 [HSC160MG] = "160MG", [HSC250MG] = "250MG", [HSC400MG] = "400MG",
112 [HSC250KA] = "250KA", [HSC400KA] = "400KA", [HSC600KA] = "600KA",
114 [HSC400LD] = "400LD", [HSC600LD] = "600LD", [HSC001KD] = "001KD",
119 [HSC400KD] = "400KD", [HSC250LG] = "250LG", [HSC400LG] = "400LG",
124 [HSC160KG] = "160KG", [HSC250KG] = "250KG", [HSC400KG] = "400KG",
159 [HSC004MD] = { .pmin = -400, .pmax = 400 },
176 [HSC004MG] = { .pmin = 0, .pmax = 400 },
202 [HSC400LD] = { .pmin = -400, .pmax = 400 },
[all …]
/linux/drivers/clocksource/
H A Dtimer-meson6.c134 .rating = 400,
170 /* Set 1us for timer E */ in meson6_timer_init()
181 /* Timer A base 1us */ in meson6_timer_init()
/linux/drivers/input/joystick/
H A Dgf2k.c24 #define GF2K_START 400 /* The time we wait for the first bit [400 us] */
25 #define GF2K_STROBE 40 /* The time we wait for the first bit [40 us] */
/linux/arch/arm64/boot/dts/arm/
H A Djuno-r1.dts73 entry-latency-us = <300>;
74 exit-latency-us = <1200>;
75 min-residency-us = <2000>;
82 entry-latency-us = <400>;
83 exit-latency-us = <1200>;
84 min-residency-us = <2500>;
H A Djuno.dts72 entry-latency-us = <300>;
73 exit-latency-us = <1200>;
74 min-residency-us = <2000>;
81 entry-latency-us = <400>;
82 exit-latency-us = <1200>;
83 min-residency-us = <2500>;
H A Djuno-r2.dts73 entry-latency-us = <300>;
74 exit-latency-us = <1200>;
75 min-residency-us = <2000>;
82 entry-latency-us = <400>;
83 exit-latency-us = <1200>;
84 min-residency-us = <2500>;
/linux/drivers/gpu/drm/i915/display/
H A Di9xx_wm.c47 {1, 0, 800, 400, 3382, 33382, 3983, 33983}, /* DDR2-400 SC */
53 {1, 0, 667, 400, 3400, 33400, 4021, 34021}, /* DDR2-400 SC */
59 {1, 0, 400, 400, 3472, 33472, 4173, 34173}, /* DDR2-400 SC */
60 {1, 0, 400, 667, 3443, 33443, 3996, 33996}, /* DDR2-667 SC */
61 {1, 0, 400, 800, 3430, 33430, 3946, 33946}, /* DDR2-800 SC */
62 {1, 1, 400, 667, 6509, 36509, 7062, 37062}, /* DDR3-667 SC */
63 {1, 1, 400, 800, 5985, 35985, 6501, 36501}, /* DDR3-800 SC */
65 {0, 0, 800, 400, 3438, 33438, 4065, 34065}, /* DDR2-400 SC */
71 {0, 0, 667, 400, 3456, 33456, 4103, 34106}, /* DDR2-400 SC */
77 {0, 0, 400, 400, 3528, 33528, 4255, 34255}, /* DDR2-400 SC */
[all …]
/linux/drivers/regulator/
H A Dhi6421-regulator.c125 * odelay - off/on delay time in uS
164 * odelay - off/on delay time in uS
204 * odelay - off/on delay time in uS
243 * odelay - off/on delay time in uS
279 * odelay - off/on delay time in uS
353 HI6421_BUCK012(BUCK0, hi6421_buck0, 0x0d, 0x7f, 0x0c, 0x01, 0x10, 400,
355 HI6421_BUCK012(BUCK1, hi6421_buck1, 0x0f, 0x7f, 0x0e, 0x01, 0x10, 400,

1234567891011