Home
last modified time | relevance | path

Searched +full:32 +full:- +full:63 (Results 1 – 25 of 1154) sorted by relevance

12345678910>>...47

/linux/arch/arm64/tools/
H A Dsysreg1 # SPDX-License-Identifier: GPL-2.0-only
52 # NI - Not implemented
53 # IMP - Implemented
60 Res0 63:32
65 Res0 63:31
72 Res0 63:36
76 Field 32 EMBWE
100 Res0 63:32
105 Res0 63:6
111 Res0 63:32
[all …]
/linux/drivers/staging/rtl8723bs/hal/
H A DHalHWImg8723B_RF.c1 // SPDX-License-Identifier: GPL-2.0
4 * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
16 ((pDM_Odm->BoardType & BIT4) >> 4) << 0 | /* _GLNA */ in CheckPositive()
17 ((pDM_Odm->BoardType & BIT3) >> 3) << 1 | /* _GPA */ in CheckPositive()
18 ((pDM_Odm->BoardType & BIT7) >> 7) << 2 | /* _ALNA */ in CheckPositive()
19 ((pDM_Odm->BoardType & BIT6) >> 6) << 3 | /* _APA */ in CheckPositive()
20 ((pDM_Odm->BoardType & BIT2) >> 2) << 4; /* _BT */ in CheckPositive()
24 pDM_Odm->CutVersion << 24 | in CheckPositive()
25 pDM_Odm->SupportPlatform << 16 | in CheckPositive()
26 pDM_Odm->PackageType << 12 | in CheckPositive()
[all …]
/linux/arch/mips/include/asm/octeon/
H A Dcvmx-pip-defs.h7 * Copyright (c) 2003-2012 Cavium Networks
14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
74 #define CVMX_PIP_PRT_CFGBX(offset) (CVMX_ADD_IO_SEG(0x00011800A0008000ull) + ((offset) & 63) * 8)
75 #define CVMX_PIP_PRT_CFGX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000200ull) + ((offset) & 63) * 8)
76 #define CVMX_PIP_PRT_TAGX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000400ull) + ((offset) & 63) * 8)
77 #define CVMX_PIP_QOS_DIFFX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000600ull) + ((offset) & 63) * 8)
82 #define CVMX_PIP_STAT0_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0000800ull) + ((offset) & 63) * 80)
83 #define CVMX_PIP_STAT0_X(offset) (CVMX_ADD_IO_SEG(0x00011800A0040000ull) + ((offset) & 63) * 128)
84 #define CVMX_PIP_STAT10_PRTX(offset) (CVMX_ADD_IO_SEG(0x00011800A0001480ull) + ((offset) & 63) * 16)
[all …]
H A Dcvmx-led-defs.h7 * Copyright (c) 2003-2012 Cavium Networks
14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
88 uint64_t reserved_1_63:63;
92 uint64_t reserved_1_63:63;
101 uint64_t reserved_1_63:63;
105 uint64_t reserved_1_63:63;
114 uint64_t reserved_1_63:63;
118 uint64_t reserved_1_63:63;
179 uint64_t reserved_32_63:32;
[all …]
/linux/arch/x86/include/asm/
H A Dsev-common.h1 /* SPDX-License-Identifier: GPL-2.0 */
13 #define GHCB_MSR_INFO_MASK (BIT_ULL(GHCB_DATA_LOW) - 1)
23 /* GHCBData[63:48] */ \
25 /* GHCBData[47:32] */ \
26 (((_min) & 0xffff) << 32) | \
33 #define GHCB_MSR_PROTO_MIN(v) (((v) >> 32) & 0xffff)
38 #define GHCB_MSR_CPUID_FUNC_POS 32
40 #define GHCB_MSR_CPUID_VALUE_POS 32
53 /* GHCBData[63:32] */ \
54 (((unsigned long)fn) << 32))
[all …]
/linux/drivers/net/ethernet/marvell/octeontx2/af/
H A Drvu_npc_hash.h1 /* SPDX-License-Identifier: GPL-2.0 */
22 (((hdr_ofs) << 32) | ((bytesm1) << 16) | \
104 GENMASK_ULL(63, 0),
105 GENMASK_ULL(63, 0),
108 GENMASK_ULL(63, 0),
109 GENMASK_ULL(63, 0),
115 GENMASK_ULL(63, 0),
116 GENMASK_ULL(63, 0),
119 GENMASK_ULL(63, 0),
120 GENMASK_ULL(63, 0),
[all …]
/linux/Documentation/translations/zh_CN/core-api/
H A Dpacking.rst1 .. SPDX-License-Identifier: GPL-2.0+
3 .. include:: ../disclaimer-zh_CN.rst
5 :Original: Documentation/core-api/packing.rst
22 --------
42 --------
46 - 将一个CPU可使用的数字打包到内存缓冲区中（具有硬件约束/特殊性）。
47 - 将内存缓冲区（具有硬件约束/特殊性）解压缩为一个CPU可使用的数字。
61 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
75 56 57 58 59 60 61 62 63 48 49 50 51 52 53 54 55 40 41 42 43 44 45 46 47 32 33 34 35 36 37 38 39
87 39 38 37 36 35 34 33 32 47 46 45 44 43 42 41 40 55 54 53 52 51 50 49 48 63 62 61 60 59 58 57 56
[all …]
/linux/drivers/net/wireless/realtek/rtw88/
H A Drtw8703b_tables.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
19 /* Regd: FCC -> 0, ETSI -> 2, MKK -> 1
20 * Band: 2.4G -> 0, 5G -> 1
21 * Bandwidth (bw): 20M -> 0, 40M -> 1, 80M -> 2, 160M -> 3
22 * Rate Section (rs): CCK -> 0, OFDM -> 1, HT -> 2, VHT -> 3
27 {1, 0, 0, 0, 1, 32},
30 {1, 0, 0, 0, 2, 32},
33 {1, 0, 0, 0, 3, 32},
36 {1, 0, 0, 0, 4, 32},
39 {1, 0, 0, 0, 5, 32},
[all …]
H A Drtw8821c_table.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
2 /* Copyright(c) 2018-2019 Realtek Corporation
6026 { 0, 0, 0, 0, 2, 32, },
6029 { 3, 0, 0, 0, 2, 32, },
6032 { 6, 0, 0, 0, 2, 32, },
6034 { 8, 0, 0, 0, 2, 32, },
6038 { 0, 0, 0, 0, 3, 32, },
6041 { 3, 0, 0, 0, 3, 32, },
6044 { 6, 0, 0, 0, 3, 32, },
6046 { 8, 0, 0, 0, 3, 32, },
[all …]
H A Drtw8814a_table.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
14587 { 2, 0, 0, 0, 1, 32, },
14588 { 1, 0, 0, 0, 1, 32, },
14590 { 2, 0, 0, 0, 2, 32, },
14591 { 1, 0, 0, 0, 2, 32, },
14593 { 2, 0, 0, 0, 3, 32, },
14594 { 1, 0, 0, 0, 3, 32, },
14596 { 2, 0, 0, 0, 4, 32, },
14597 { 1, 0, 0, 0, 4, 32, },
14599 { 2, 0, 0, 0, 5, 32, },
[all …]
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8821ae/
H A Dtable.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 2009-2010 Realtek Corporation.*/
2899 "ETSI", "2.4G", "20M", "CCK", "1T", "01", "32",
2900 "MKK", "2.4G", "20M", "CCK", "1T", "01", "32",
2902 "ETSI", "2.4G", "20M", "CCK", "1T", "02", "32",
2903 "MKK", "2.4G", "20M", "CCK", "1T", "02", "32",
2905 "ETSI", "2.4G", "20M", "CCK", "1T", "03", "32",
2906 "MKK", "2.4G", "20M", "CCK", "1T", "03", "32",
2908 "ETSI", "2.4G", "20M", "CCK", "1T", "04", "32",
2909 "MKK", "2.4G", "20M", "CCK", "1T", "04", "32",
[all …]
/linux/drivers/net/ethernet/ibm/ehea/
H A Dehea_phyp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
11 * Jan-Bernd Themann <themann@de.ibm.com>
23 while (((1U << ld) - 1) < queue_entries) in get_order_of_qentries()
25 return ld - 1; in get_order_of_qentries()
144 #define H_ALL_RES_QP_RES_TYP EHEA_BMASK_IBM(56, 63)
148 #define H_ALL_RES_QP_PD EHEA_BMASK_IBM(32, 63)
160 #define H_ALL_RES_QP_MAX_R3SGE EHEA_BMASK_IBM(61, 63)
165 #define H_ALL_RES_QP_PORT_NUM EHEA_BMASK_IBM(48, 63)
176 #define H_ALL_RES_QP_ACT_R2WQE EHEA_BMASK_IBM(32, 47)
177 #define H_ALL_RES_QP_ACT_R3WQE EHEA_BMASK_IBM(48, 63)
[all …]
H A Dehea_qmr.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
11 * Jan-Bernd Themann <themann@de.ibm.com>
32 #define EHEA_HUGEPAGE_PFN_MASK ((EHEA_HUGEPAGE_SIZE - 1) >> PAGE_SHIFT)
40 * WQE - Work Queue Entry
41 * SWQE - Send Work Queue Entry
42 * RWQE - Receive Work Queue Entry
43 * CQE - Completion Queue Entry
44 * EQE - Event Queue Entry
45 * MR - Memory Region
56 #define EHEA_WR_ID_REFILL EHEA_BMASK_IBM(48, 63)
[all …]
/linux/drivers/net/ethernet/sfc/falcon/
H A Dbitfield.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright 2005-2006 Fen Systems Ltd.
5 * Copyright 2006-2013 Solarflare Communications Inc.
15 * wide. Since there is no native 128-bit datatype on most systems,
16 * and since 64-bit datatypes are inefficient on 32-bit systems and
20 * The NICs are PCI devices and therefore little-endian. Since most
23 * ef4_dword_t) to be little-endian.
34 #define EF4_DWORD_0_WIDTH 32
35 #define EF4_DWORD_1_LBN 32
36 #define EF4_DWORD_1_WIDTH 32
[all …]
/linux/lib/crc/riscv/
H A Dcrc-clmul-consts.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 …* ./scripts/gen-crc-consts.py riscv_clmul crc16_msb_0x8bb7,crc32_msb_0x04c11db7,crc32_lsb_0xedb883…
18 * Constants generated for most-significant-bit-first CRC-16 using
26 .barrett_reduction_const_2 = 0x0000000000008bb7, /* G - x^16 */
31 .barrett_reduction_const_2 = 0x00008bb7, /* G - x^16 */
36 * Constants generated for most-significant-bit-first CRC-32 using
37 * G(x) = x^32 + x^26 + x^23 + x^22 + x^16 + x^12 + x^11 + x^10 + x^8 + x^7 +
45 .barrett_reduction_const_2 = 0x0000000004c11db7, /* G - x^32 */
49 .barrett_reduction_const_1 = 0x826880ef, /* floor(x^63 / G) */
50 .barrett_reduction_const_2 = 0x04c11db7, /* G - x^32 */
[all …]
/linux/drivers/net/ethernet/sfc/
H A Dbitfield.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright 2005-2006 Fen Systems Ltd.
5 * Copyright 2006-2013 Solarflare Communications Inc.
15 * wide. Since there is no native 128-bit datatype on most systems,
16 * and since 64-bit datatypes are inefficient on 32-bit systems and
20 * The NICs are PCI devices and therefore little-endian. Since most
23 * efx_dword_t) to be little-endian.
36 #define EFX_DWORD_0_WIDTH 32
37 #define EFX_DWORD_1_LBN 32
38 #define EFX_DWORD_1_WIDTH 32
[all …]
H A Def10_regs.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright 2012-2017 Solarflare Communications Inc.
13 * E<type>_<min-rev><max-rev>_
18 * -------------------------------------------------------------
23 * <min-rev> is the first revision to which the definition applies:
28 * then <max-rev> is the last revision to which the definition applies;
42 #define ERF_DZ_HW_REV_ID_WIDTH 32
49 #define ERF_DZ_MC_SFT_STATUS_WIDTH 32
54 #define ERF_DZ_ISR_REG_WIDTH 32
59 #define ERF_DZ_MC_DOORBELL_L_WIDTH 32
[all …]
/linux/drivers/net/ethernet/sfc/siena/
H A Dbitfield.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Copyright 2005-2006 Fen Systems Ltd.
5 * Copyright 2006-2013 Solarflare Communications Inc.
15 * wide. Since there is no native 128-bit datatype on most systems,
16 * and since 64-bit datatypes are inefficient on 32-bit systems and
20 * The NICs are PCI devices and therefore little-endian. Since most
23 * efx_dword_t) to be little-endian.
34 #define EFX_DWORD_0_WIDTH 32
35 #define EFX_DWORD_1_LBN 32
36 #define EFX_DWORD_1_WIDTH 32
[all …]
/linux/arch/s390/include/asm/
H A Dnmi.h1 /* SPDX-License-Identifier: GPL-2.0 */
17 #define MCIC_SUBCLASS_MASK (1ULL<<63 | 1ULL<<62 | 1ULL<<61 | \
22 #define MCCK_CODE_SYSTEM_DAMAGE BIT(63)
23 #define MCCK_CODE_EXT_DAMAGE BIT(63 - 5)
24 #define MCCK_CODE_CP BIT(63 - 9)
25 #define MCCK_CODE_STG_ERROR BIT(63 - 16)
26 #define MCCK_CODE_STG_KEY_ERROR BIT(63 - 18)
27 #define MCCK_CODE_STG_DEGRAD BIT(63 - 19)
28 #define MCCK_CODE_PSW_MWP_VALID BIT(63 - 20)
29 #define MCCK_CODE_PSW_IA_VALID BIT(63 - 23)
[all …]
/linux/include/linux/
H A Dcnt32_to_63.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Extend a 32-bit counter to 63 bits
31 * cnt32_to_63 - Expand a 32-bit counter to a 63-bit counter
34 * Many hardware clock counters are only 32 bits wide and therefore have
35 * a relatively short period making wrap-arounds rather frequent. This
36 * is a problem when implementing sched_clock() for example, where a 64-bit
37 * non-wrapping monotonic value is expected to be returned.
39 * To overcome that limitation, let's extend a 32-bit counter to 63 bits
41 * by the hardware while bits 32 to 62 are stored in memory. The top bit in
42 * memory is used to synchronize with the hardware clock half-period. When
[all …]
/linux/arch/mips/include/asm/
H A Dmsc01_ic.h20 #define MSC01_IC_ENAH_OFS 0x00108 /* Int_in enable mask 63:32 */
22 #define MSC01_IC_DISH_OFS 0x00128 /* Int_in disable mask 63:32 */
24 #define MSC01_IC_ISBH_OFS 0x00148 /* Raw int_in 63:32 */
26 #define MSC01_IC_ISAH_OFS 0x00168 /* Masked int_in 63:32 */
40 #define MSC01_IC_ENA_OFS 0x00800 /* Int_in enable mask 63:0 */
41 #define MSC01_IC_DIS_OFS 0x00820 /* Int_in disable mask 63:0 */
42 #define MSC01_IC_ISB_OFS 0x00840 /* Raw int_in 63:0 */
43 #define MSC01_IC_ISA_OFS 0x00860 /* Masked int_in 63:0 */
131 * Soc-it interrupts are configurable.
/linux/drivers/staging/media/ipu3/
H A Dipu3-tables.c1 // SPDX-License-Identifier: GPL-2.0
4 #include "ipu3-tables.h"
10 /* Scale factor 32 / (32 + 0) = 1 */
22 /* Scale factor 32 / (32 + 1) = 0.969697 */
25 { 0, 0, 122, 7, 7, -1, 0 },
26 { 0, -3, 122, 7, 10, -1, 0 },
27 { 0, -5, 121, 7, 14, -2, 0 },
28 { 0, -7, 120, 7, 18, -3, 0 },
29 { 0, -9, 118, 7, 23, -4, 0 },
30 { 0, -11, 116, 7, 27, -4, 0 },
[all …]
/linux/drivers/clk/xilinx/
H A Dxlnx_vcu.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2016 - 2017 Xilinx, Inc.
11 #include <linux/clk-provider.h>
17 #include <linux/mfd/syscon/xlnx-vcu.h>
23 #include <dt-bindings/clock/xlnx-vcu.h>
51 * struct xvcu_device - Xilinx VCU init device structure
76 .reg_bits = 32,
77 .val_bits = 32,
84 * struct xvcu_pll_cfg - Helper data
102 { 25, 3, 10, 3, 63, 1000 },
[all …]
/linux/tools/arch/x86/include/asm/amd/
H A Dibs.h1 /* SPDX-License-Identifier: GPL-2.0 */
7 * 55898 Rev 0.35 - Feb 5, 2021
10 #include "../msr-index.h"
36 __u64 fetch_maxcnt:16,/* 0-15: instruction fetch max. count */
37 fetch_cnt:16, /* 16-31: instruction fetch count */
38 fetch_lat:16, /* 32-47: instruction fetch latency */
42 ic_miss:1, /* 51: i-cache miss */
44 l1tlb_pgsz:2, /* 53-54: i-cache L1TLB page size
46 l1tlb_miss:1, /* 55: i-cache fetch missed in L1TLB */
47 l2tlb_miss:1, /* 56: i-cache fetch missed in L2TLB */
[all …]
/linux/Documentation/ABI/testing/
H A Dsysfs-bus-event_source-devices-hv_gpci3 Contact: Linux on PowerPC Developer List <linuxppc-dev@lists.ozlabs.org>
4 Description: Read-only. Attribute group to describe the magic bits
6 (See ABI/testing/sysfs-bus-event_source-devices-format).
12 counter_info_version = "config:16-23"
13 length = "config:24-31"
14 partition_id = "config:32-63"
15 request = "config:0-31"
16 sibling_part_id = "config:32-63"
17 hw_chip_id = "config:32-63"
18 offset = "config:32-63"
[all …]

12345678910>>...47