/freebsd/sys/dev/irdma/ |
H A D | irdma_defs.h | 1 /*- 2 * SPDX-License-Identifier: GPL-2.0 or Linux-OpenIB 4 * Copyright (c) 2015 - 2023 Intel Corporation 16 * - Redistributions of source code must retain the above 20 * - Redistributions in binary form must reproduce the above 94 #define IRDMA_BYTE_32 32 181 ((IRDMA_QP_SW_MAX_WQ_QUANTA - IRDMA_SQ_RSVD) / (max_quanta_per_wr)) 199 #define IRDMA_QP_WQE_MIN_SIZE 32 258 IRDMA_OP_MC_DESTROY = 32, 333 #define GENMASK_ULL(high, low) ((0xFFFFFFFFFFFFFFFFULL >> (64ULL - ((high) - (low) + 1ULL))) << (lo… [all …]
|
H A D | irdma_uda_d.h | 1 /*- 2 * SPDX-License-Identifier: GPL-2.0 or Linux-OpenIB 4 * Copyright (c) 2016 - 2021 Intel Corporation 16 * - Redistributions of source code must retain the above 20 * - Redistributions in binary form must reproduce the above 67 #define IRDMA_UDA_QPSQ_EXTHDRLEN_S 32 68 #define IRDMA_UDA_QPSQ_EXTHDRLEN GENMASK_ULL(40, 32) 69 #define IRDMA_UDA_QPSQ_MULTICAST_S 63 70 #define IRDMA_UDA_QPSQ_MULTICAST BIT_ULL(63) 88 #define IRDMA_UDA_QPSQ_IMMDATA GENMASK_ULL(63, 0) [all …]
|
/freebsd/contrib/netbsd-tests/include/ |
H A D | d_bitstring_64.out | 10 5 0 32 1 18 13 1 32 2 26 21 2 32 3 34 29 3 32 4 37 32 4 1 4 42 37 4 32 5 50 45 5 32 6 58 53 6 32 7 66 61 7 32 8 68 63 7 128 8 [all …]
|
H A D | d_bitstring_67.out | 10 5 0 32 1 18 13 1 32 2 26 21 2 32 3 34 29 3 32 4 37 32 4 1 4 42 37 4 32 5 50 45 5 32 6 58 53 6 32 7 66 61 7 32 8 68 63 7 128 8 [all …]
|
/freebsd/contrib/llvm-project/clang/lib/Headers/ |
H A D | fmaintrin.h | 1 /*===---- fmaintrin.h - FMA intrinsics -------------------------------------=== 5 * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception 7 *===-----------------------------------------------------------------------=== 21 /// Computes a multiply-add of 128-bit vectors of [4 x float]. 29 /// A 128-bit vector of [4 x float] containing the multiplicand. 31 /// A 128-bit vector of [4 x float] containing the multiplier. 33 /// A 128-bit vector of [4 x float] containing the addend. 34 /// \returns A 128-bit vector of [4 x float] containing the result. 41 /// Computes a multiply-add of 128-bit vectors of [2 x double]. 49 /// A 128-bit vector of [2 x double] containing the multiplicand. [all …]
|
H A D | raointintrin.h | 1 /*===----------------------- raointintrin.h - RAOINT ------------------------=== 5 * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception 7 *===-----------------------------------------------------------------------=== 20 /// Atomically add a 32-bit value at memory operand \a __A and a 32-bit \a __B, 31 /// A pointer to a 32-bit memory location. 33 /// A 32-bit integer value. 42 /// Atomically and a 32-bit value at memory operand \a __A and a 32-bit \a __B, 53 /// A pointer to a 32-bit memory location. 55 /// A 32-bit integer value. 64 /// Atomically or a 32-bit value at memory operand \a __A and a 32-bit \a __B, [all …]
|
H A D | bmi2intrin.h | 1 /*===---- bmi2intrin.h - BMI2 intrinsics -----------------------------------=== 5 * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception 7 *===-----------------------------------------------------------------------=== 20 /// Copies the unsigned 32-bit integer \a __X and zeroes the upper bits 26 /// IF i < 32 36 /// The 32-bit source value to copy. 39 /// \returns The partially zeroed 32-bit value. 46 /// Deposit (scatter) low-order bits from the unsigned 32-bit integer \a __X 47 /// into the 32-bit result, according to the mask in the unsigned 32-bit 66 /// The 32-bit source value to copy. [all …]
|
/freebsd/sys/contrib/openzfs/module/icp/asm-ppc64/blake3/ |
H A D | b3_ppc64le_sse2.S | 9 * or https://opensource.org/licenses/CDDL-1.0. 23 * Based on BLAKE3 v1.3.1, https://github.com/BLAKE3-team/BLAKE3 24 * Copyright (c) 2019-2022 Samuel Neves and Matthew Krupcale 25 * Copyright (c) 2022 Tino Reichardt <milky-zfs@mcmilk.de> 27 * This is converted assembly: SSE2 -> POWER8 PPC64 Little Endian 28 * Used tools: SIMDe https://github.com/simd-everywhere/simde 132 .short 32 263 addis 2, 12, .TOC.-.Lfunc_gep0@ha 264 addi 2, 2, .TOC.-.Lfunc_gep0@l 266 .localentry zfs_blake3_compress_in_place_sse2, .Lfunc_lep0-.Lfunc_gep0 [all …]
|
H A D | b3_ppc64le_sse41.S | 9 * or https://opensource.org/licenses/CDDL-1.0. 23 * Based on BLAKE3 v1.3.1, https://github.com/BLAKE3-team/BLAKE3 24 * Copyright (c) 2019-2022 Samuel Neves 25 * Copyright (c) 2022 Tino Reichardt <milky-zfs@mcmilk.de> 27 * This is converted assembly: SSE4.1 -> POWER8 PPC64 Little Endian 28 * Used tools: SIMDe https://github.com/simd-everywhere/simde 287 addis 2, 12, .TOC.-.Lfunc_gep0@ha 288 addi 2, 2, .TOC.-.Lfunc_gep0@l 290 .localentry zfs_blake3_compress_in_place_sse41, .Lfunc_lep0-.Lfunc_gep0 291 li 8, -64 [all …]
|
/freebsd/tools/tools/nanobsd/ |
H A D | FlashDevice.sub | 3 # Copyright (c) 2005 Poul-Henning Kamp. 62 NANO_SECTS=63 65 echo "Unknown Integral i-Pro Flash capacity" 76 NANO_SECTS=32 91 NANO_SECTS=63 104 # Document No. 20-10-00038 106 # Table 2-7 107 # NB: notice math error in SDCFJ-4096-388 line. 110 32|32mb) 113 NANO_SECTS=32 [all …]
|
/freebsd/contrib/ofed/libirdma/ |
H A D | irdma_defs.h | 1 /*- 2 * SPDX-License-Identifier: GPL-2.0 or Linux-OpenIB 4 * Copyright (c) 2015 - 2023 Intel Corporation 16 * - Redistributions of source code must retain the above 20 * - Redistributions in binary form must reproduce the above 42 #define IRDMA_BYTE_32 32 78 #define IRDMA_QP_WQE_MIN_SIZE 32 111 #define GENMASK_ULL(high, low) ((0xFFFFFFFFFFFFFFFFULL >> (64ULL - ((high) - (low) + 1ULL))) << (lo… 114 #define GENMASK(high, low) ((0xFFFFFFFFUL >> (32UL - ((high) - (low) + 1UL))) << (low)) 122 #define IRDMA_CQPHC_QPCTX GENMASK_ULL(63, 0) [all …]
|
/freebsd/contrib/netbsd-tests/ipf/regress/ |
H A D | p6.whois | 6 MICROSOFT CORPORATION (MICRO-101) 7 MICROSOFT CORPORATION (MICRO-97) 8 MICROSOFT CORPORATION (MICRO-100) 9 Microsoft Corporation (MICRO-111) 10 MICROSOFT CORPORATION (MICRO-117) 11 Microsoft Corporation (ZM23-ARIN) noc@microsoft.com +1-425-882-8080 12 Microsoft (ZM39-ARIN) noc@microsoft.com +1-425-882-8080 13 Microsoft Corp (AS8068) MICROSOFT-CORP---MSN-AS-BLOCK 8068 - 8075 15 Microsoft Corp (AS14719) MICROSOFT-CORP-BCENTRAL 14719 16 Microsoft Corp (AS3598) MICROSOFT-CORP-AS 3598 [all …]
|
/freebsd/tests/sys/sys/ |
H A D | time_test.c | 1 /*- 36 #include <atf-c.h> 43 ATF_CHECK_MSG((expected) - 1 <= (actual) && actual <= (expected) + 1, in atf_check_nstosbt() 54 atf_check_nstosbt((1ll << 32) - 4, 999999999); in ATF_TC_BODY() 55 atf_check_nstosbt(1ll << 32, 1000000000); in ATF_TC_BODY() 57 atf_check_nstosbt((1ll << 33) - 4, 1999999999); in ATF_TC_BODY() 60 atf_check_nstosbt((1ll << 34) - 4, 3999999999); in ATF_TC_BODY() 63 atf_check_nstosbt(((1ll << 31) - 1) << 32, in ATF_TC_BODY() 64 ((1ll << 31) - 1) * 1000000000); in ATF_TC_BODY() 71 ATF_CHECK_MSG((expected) - 1 <= (actual) && actual <= (expected) + 1, in atf_check_ustosbt() [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
H A D | VERegisterInfo.td | 1 //===-- VERegisterInfo.td - VE Register defs ---------------*- tablegen -*-===// 5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception 7 //===----------------------------------------------------------------------===// 9 //===----------------------------------------------------------------------===// 11 //===----------------------------------------------------------------------===// 16 let HWEncoding{15-7} = 0; 17 let HWEncoding{6-0} = enc; 24 let HWEncoding{15-6} = 0; 25 let HWEncoding{5-0} = enc; 32 let HWEncoding{15-8} = 0; [all …]
|
/freebsd/sys/contrib/dev/rtw88/ |
H A D | rtw8821c_table.c | 1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause 2 /* Copyright(c) 2018-2019 Realtek Corporation 6026 { 0, 0, 0, 0, 2, 32, }, 6029 { 3, 0, 0, 0, 2, 32, }, 6032 { 6, 0, 0, 0, 2, 32, }, 6034 { 8, 0, 0, 0, 2, 32, }, [all...] |
/freebsd/contrib/bc/tests/bc/scripts/ |
H A D | array.txt | 33 32 64 63 139 32 170 63 214 -1 215 -2 216 -3 217 -4 218 -5 219 -6 [all …]
|
/freebsd/sys/dts/arm/ |
H A D | imx53x.dtsi | 34 #address-cells = <1>; 35 #size-cells = <1>; 43 #address-cells = <1>; 44 #size-cells = <0>; 50 d-cache-line-size = <32>; 51 i-cache-line-size = <32>; 52 d-cache-size = <0x8000>; 53 i-cache-size = <0x8000>; 54 l2-cache-line-size = <32>; 55 l2-cache-line = <0x40000>; [all …]
|
/freebsd/sys/dev/sfxge/common/ |
H A D | efx_regs_ef10.h | 1 /*- 2 * SPDX-License-Identifier: BSD-2-Clause 4 * Copyright (c) 2007-2016 Solarflare Communications Inc. 48 * BIU_HW_REV_ID_REG(32bit): 57 #define ERF_DZ_HW_REV_ID_WIDTH 32 60 * BIU_MC_SFT_STATUS_REG(32bit): 71 #define ERF_DZ_MC_SFT_STATUS_WIDTH 32 74 * BIU_INT_ISR_REG(32bit): 83 #define ERF_DZ_ISR_REG_WIDTH 32 86 * MC_DB_LWRD_REG(32bit): [all …]
|
/freebsd/crypto/openssl/crypto/perlasm/ |
H A D | sparcv9_modes.pl | 2 # Copyright 2012-2016 The OpenSSL Project Authors. All Rights Reserved. 18 # store" which cancels "read" in "read-update-write" on cache lines. 21 # usual benchmarks, on the contrary you can notice that single-thread 31 for (@_) { $::abibits=64 if (/\-m64/ || /\-xarch\=v9/); } 46 .align 32 48 save %sp, -$::frame, %sp 74 prefetch [$inp + 63], 20 113 prefetch [$out + 63], 22 114 prefetch [$inp + 16+63], 20 145 2: ldxa [$inp]0x82, %o0 ! avoid read-after-write hazard [all …]
|
/freebsd/tests/sys/cddl/zfs/tests/txg_integrity/ |
H A D | txg_integrity.c | 23 * Copyright 2011-2012 Spectra Logic. All rights reserved. 28 * Verify the integrity of non-aligned writes to the same blocks that cross 31 * This test verifies that non-aligned writes are correctly committed to the 37 * Create a 32MB file. 39 * * A partition of the 32MB range into 64 different non-overlapping chunks. 41 * * A selection of 32 chunks that will be written by the follower. 89 //between chunk n and chunk n-1 is (FSIZE * partitions[n-1] / (1<<31) . 90 //partitions[-1] is understood to be 0 and partitions[NUM_CHUNKS] must be 1.0 110 *begin = (uint32_t)((uint64_t)FSIZE * (uint64_t)pat->partitions[chunk - 1] >> 31); in get_chunk_range() 112 *end = (uint32_t)((uint64_t)FSIZE * (uint64_t)pat->partitions[chunk] >> 31); in get_chunk_range() [all …]
|
H A D | fsync_integrity.c | 28 * Verify the integrity of non-aligned writes to the same blocks within the same 29 * transaction group, where an fsync is issued by a non-final writer. 45 * Create a big zero-filled file. 47 * * A partition of the file range into 64 different non-overlapping chunks. 51 * Create one binary semaphore per chunk, per (n-1) threads 61 * Every even-numbered thread, starting with the first (0th), will fsync() 62 * the file after its write. The final thread, being odd-numbered, 97 //between chunk n and chunk n-1 is (FSIZE * partitions[n-1] / (1<<31) . 98 //partitions[-1] is understood to be 0 and partitions[NUM_CHUNKS] must be 1.0 120 *begin = (uint32_t)((uint64_t)FSIZE * (uint64_t)pat->partitions[chunk - 1] >> 31); in get_chunk_range() [all …]
|
/freebsd/contrib/llvm-project/compiler-rt/lib/fuzzer/ |
H A D | FuzzerBuiltinsMsvc.h | 1 //===- FuzzerBuiltinsMSVC.h - Internal header for builtins ------*- C++ -* ===// 5 // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception 7 //===----------------------------------------------------------------------===// 10 //===----------------------------------------------------------------------===// 36 // compiler-rt/lib/builtins/int_lib.h which defines the __builtin functions used 42 // Scan the high 32 bits. in Clzll() 43 if (_BitScanReverse(&LeadZeroIdx, static_cast<unsigned long>(X >> 32))) in Clzll() 45 63 - (LeadZeroIdx + 32)); // Create a bit offset from the MSB. in Clzll() 46 // Scan the low 32 bits. in Clzll() 48 return static_cast<int>(63 - LeadZeroIdx); in Clzll() [all …]
|
/freebsd/secure/caroot/trusted/ |
H A D | TWCA_Global_Root_CA.pem | 19 Issuer: C = TW, O = TAIWAN-CA, OU = Root CA, CN = TWCA Global Root CA 23 Subject: C = TW, O = TAIWAN-CA, OU = Root CA, CN = TWCA Global Root CA 26 Public-Key: (4096 bit) 33 02:df:50:f6:55:af:66:0e:cb:e0:47:60:2f:2b:32: 35 25:91:ce:f0:19:12:4d:ad:63:f5:d3:3f:75:5f:29: 47 53:2a:3d:53:27:69:1d:6c:8e:32:2c:64:00:26:63: 58 41:70:71:87:b2:4d:b7:04:a9:84:a3:32:af:ae:ee: 62 32:dc:0f 71 5f:34:81:76:ef:96:1d:d5:e5:b5:d9:02:63:84:16:c1:ae:a0: 80 06:ce:5f:cc:dc:46:89:63:68:44:8d:93:f4:64:70:a0:3d:9d: [all …]
|
/freebsd/sys/contrib/edk2/Include/Library/ |
H A D | BaseLib.h | 3 functions, file path functions, and CPU architecture-specific functions. 5 Copyright (c) 2006 - 2019, Intel Corporation. All rights reserved.<BR> 6 Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR> 10 SPDX-License-Identifier: BSD-2-Clause-Patent 18 // Definitions for architecture-specific types 22 /// The IA-32 architecture context buffer used by SetJump() and LongJump(). 54 UINT8 XmmBuffer[160]; ///< XMM6-XMM15. 132 /// The RISC-V architecture context buffer used by SetJump() and LongJump(). 161 Returns the length of a Null-terminated Unicode string. 165 If String is not aligned on a 16-bit boundary, then ASSERT(). [all …]
|
/freebsd/secure/caroot/untrusted/ |
H A D | VeriSign_Universal_Root_Certification_Authority.pem | 18 …VeriSign, Inc.", OU = VeriSign Trust Network, OU = "(c) 2008 VeriSign, Inc. - For authorized use o… 22 …VeriSign, Inc.", OU = VeriSign Trust Network, OU = "(c) 2008 VeriSign, Inc. - For authorized use o… 25 Public-Key: (2048 bit) 32 8f:32:22:61:82:c5:87:1f:6e:8c:7c:5f:16:20:51: 37 44:32:41:3a:1e:71:6e:69:cb:0b:75:46:08:d1:ca: 54 B6:77:FA:69:48:47:9F:53:12:D5:C2:EA:07:32:76:07:D1:97:07:19 57 4a:f8:f8:b0:03:e6:2c:67:7b:e4:94:77:63:cc:6e:4c:f9:7d: 58 0e:0d:dc:c8:b9:35:b9:70:4f:63:fa:24:fa:6c:83:8c:47:9d: 59 3b:63:f3:9a:f9:76:32:95:91:b1:77:bc:ac:9a:be:b1:e4:31: 60 21:c6:81:95:56:5a:0e:b1:c2:d4:b1:a6:59:ac:f1:63:cb:b8: [all …]
|