/linux/arch/x86/include/asm/ |
H A D | cpufeatures.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 6 #include <asm/required-features.h> 10 #include <asm/disabled-features.h> 16 #define NCAPINTS 22 /* N 32-bit words worth of info */ 17 #define NBUGINTS 2 /* N 32-bit bug flags */ 25 * please update the table in kernel/cpu/cpuid-deps.c as well. 28 /* Intel-defined CPU features, CPUID level 0x00000001 (EDX), word 0 */ 29 #define X86_FEATURE_FPU ( 0*32+ 0) /* "fpu" Onboard FPU */ 30 #define X86_FEATURE_VME ( 0*32+ 1) /* "vme" Virtual Mode Extensions */ 31 #define X86_FEATURE_DE ( 0*32+ 2) /* "de" Debugging Extensions */ [all …]
|
H A D | vmxfeatures.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 8 #define NVMXINTS 5 /* N 32-bit words worth of info */ 16 /* Pin-Based VM-Execution Controls, EPT/VPID, APIC and VM-Functions, word 0 */ 17 #define VMX_FEATURE_INTR_EXITING ( 0*32+ 0) /* VM-Exit on vectored interrupts */ 18 #define VMX_FEATURE_NMI_EXITING ( 0*32+ 3) /* VM-Exit on NMIs */ 19 #define VMX_FEATURE_VIRTUAL_NMIS ( 0*32+ 5) /* "vnmi" NMI virtualization */ 20 #define VMX_FEATURE_PREEMPTION_TIMER ( 0*32+ 6) /* "preemption_timer" VMX Preemption Timer */ 21 #define VMX_FEATURE_POSTED_INTR ( 0*32+ 7) /* "posted_intr" Posted Interrupts */ 23 /* EPT/VPID features, scattered to bits 16-23 */ 24 #define VMX_FEATURE_INVVPID ( 0*32+ 16) /* "invvpid" INVVPID is supported */ [all …]
|
/linux/tools/arch/x86/include/asm/ |
H A D | cpufeatures.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 6 #include <asm/required-features.h> 10 #include <asm/disabled-features.h> 16 #define NCAPINTS 22 /* N 32-bit words worth of info */ 17 #define NBUGINTS 2 /* N 32-bit bug flags */ 25 * please update the table in kernel/cpu/cpuid-deps.c as well. 28 /* Intel-defined CPU features, CPUID level 0x00000001 (EDX), word 0 */ 29 #define X86_FEATURE_FPU ( 0*32+ 0) /* "fpu" Onboard FPU */ 30 #define X86_FEATURE_VME ( 0*32+ 1) /* "vme" Virtual Mode Extensions */ 31 #define X86_FEATURE_DE ( 0*32+ 2) /* "de" Debugging Extensions */ [all …]
|
/linux/fs/nls/ |
H A D | nls_ucs2_utils.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 19 MODULE_DESCRIPTION("NLS UCS-2"); 26 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, /* 000-00f */ 27 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, /* 010-01f */ 28 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, /* 020-02f */ 29 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, /* 030-03f */ 30 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, /* 040-04f */ 31 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, /* 050-05f */ 32 0, -32, -32, -32, -32, -32, -32, -32, -32, -32, -32, 33 -32, -32, -32, -32, -32, /* 060-06f */ [all …]
|
/linux/arch/sh/drivers/pci/ |
H A D | pcie-sh7786.h | 1 /* SPDX-License-Identifier: GPL-2.0 3 * SH7786 PCI-Express controller definitions. 11 /* PCIe bus-0(x4) on SH7786 */ // Rev1.171 30 /* PCI0: PCI memory target transfer 32-bit address translation value(Rev1.11T)*/ 34 #define SH4A_PCIEVCR0 (0x000000) /* R - 0x0000 0000 32 */ 43 #define SH4A_PCIEVCR1 (0x000004) /* R - 0x0000 0000 32*/ 56 #define SH4A_PCIEENBLR (0x000008) /* R/W - 0x0000 0001 32 */ 59 #define SH4A_PCIEECR (0x00000C) /* R/W - 0x0000 0000 32 */ 64 #define SH4A_PCIEPAR (0x000010) /* R/W - 0x0000 0000 32 */ 77 #define SH4A_PCIEPCTLR (0x000018) /* R/W - 0x0000 0000 32 */ [all …]
|
/linux/tools/perf/arch/s390/entry/syscalls/ |
H A D | syscall.tbl | 1 # SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note 7 # <nr> <abi> <syscall> <entry-64bit> <compat-entry> 9 # where <abi> can be common, 64, or 32 23 13 32 time - sys_time32 26 16 32 lchown - sys_lchown16 31 23 32 setuid - sys_setuid16 32 24 32 getuid - sys_getuid16 33 25 32 stime - sys_stime32 49 46 32 setgid - sys_setgid16 50 47 32 getgid - sys_getgid16 [all …]
|
/linux/tools/perf/arch/powerpc/entry/syscalls/ |
H A D | syscall.tbl | 1 # SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note 8 # The <abi> can be common, spu, nospu, 64, or 32 for this file. 23 13 32 time sys_time32 30 18 32 oldstat sys_stat sys_ni_syscall 36 22 32 umount sys_oldumount 41 25 32 stime sys_stime32 46 28 32 oldfstat sys_fstat sys_ni_syscall 50 30 32 utime sys_utime32 53 32 common gtty sys_ni_syscall 80 59 32 oldolduname sys_olduname [all …]
|
/linux/drivers/staging/rtl8723bs/hal/ |
H A D | HalHWImg8723B_RF.c | 1 // SPDX-License-Identifier: GPL-2.0 4 * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved. 16 ((pDM_Odm->BoardType & BIT4) >> 4) << 0 | /* _GLNA */ in CheckPositive() 17 ((pDM_Odm->BoardType & BIT3) >> 3) << 1 | /* _GPA */ in CheckPositive() 18 ((pDM_Odm->BoardType & BIT7) >> 7) << 2 | /* _ALNA */ in CheckPositive() 19 ((pDM_Odm->BoardType & BIT6) >> 6) << 3 | /* _APA */ in CheckPositive() 20 ((pDM_Odm->BoardType & BIT2) >> 2) << 4; /* _BT */ in CheckPositive() 24 pDM_Odm->CutVersion << 24 | in CheckPositive() 25 pDM_Odm->SupportPlatform << 16 | in CheckPositive() 26 pDM_Odm->PackageType << 12 | in CheckPositive() [all …]
|
/linux/Documentation/filesystems/ext4/ |
H A D | blocks.rst | 1 .. SPDX-License-Identifier: GPL-2.0 4 ------ 12 pages). By default a filesystem can contain 2^32 blocks; if the '64bit' 17 For 32-bit filesystems, limits are as follows: 19 .. list-table:: 21 :header-rows: 1 23 * - Item 24 - 1KiB 25 - 2KiB 26 - 4KiB [all …]
|
/linux/tools/testing/selftests/gpio/ |
H A D | gpio-mockup.sh | 1 #!/bin/bash -efu 2 # SPDX-License-Identifier: GPL-2.0 7 #4: skip test - including run as non-root user 13 module="gpio-mockup" 29 echo "$0 [-frv] [-t type]" 30 echo "-f: full test (minimal set run by default)" 31 echo "-r: test random lines as well as fence posts" 32 echo "-t: interface type:" 33 echo " cdev (character device ABI) - default" 36 echo "-v: verbose progress reporting" [all …]
|
/linux/arch/sparc/crypto/ |
H A D | des_asm.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 7 .align 32 49 .align 32 70 DES_IP(32, 32) 71 DES_ROUND(0, 2, 32, 32) 72 DES_ROUND(4, 6, 32, 32) 73 DES_ROUND(8, 10, 32, 32) 74 DES_ROUND(12, 14, 32, 32) 75 DES_ROUND(16, 18, 32, 32) 76 DES_ROUND(20, 22, 32, 32) [all …]
|
/linux/arch/powerpc/crypto/ |
H A D | chacha-p10le-8x.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 5 # Copyright 2023- IBM Corp. All rights reserved 43 #include <asm/asm-offsets.h> 44 #include <asm/asm-compat.h> 81 stdu 1,-752(1) 105 SAVE_VRS 22, 32, 9 140 RESTORE_VRS 22, 32, 9 196 xxlor 0, 32+25, 32+25 197 xxlor 32+25, 20, 20 215 xxlor 32+25, 0, 0 [all …]
|
/linux/arch/riscv/include/asm/ |
H A D | gdb_xml.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 13 "qXfer:features:read:riscv-64bit-cpu.xml"; 17 "<!DOCTYPE target SYSTEM \"gdb-target.dtd\">" 19 "<xi:include href=\"riscv-64bit-cpu.xml\"/>" 24 "<!DOCTYPE feature SYSTEM \"gdb-target.dtd\">" 65 "qXfer:features:read:riscv-32bit-cpu.xml"; 69 "<!DOCTYPE target SYSTEM \"gdb-target.dtd\">" 71 "<xi:include href=\"riscv-32bit-cpu.xml\"/>" 76 "<!DOCTYPE feature SYSTEM \"gdb-target.dtd\">" 78 "<reg name=\""DBG_REG_ZERO"\" bitsize=\"32\" type=\"int\" regnum=\"0\"/>" [all …]
|
/linux/arch/powerpc/kernel/ |
H A D | cpu_specs_book3s_32.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 18 .icache_bsize = 32, 19 .dcache_bsize = 32, 31 .icache_bsize = 32, 32 .dcache_bsize = 32, 44 .icache_bsize = 32, 45 .dcache_bsize = 32, 57 .icache_bsize = 32, 58 .dcache_bsize = 32, 70 .icache_bsize = 32, [all …]
|
H A D | cpu_specs_44x.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 17 .icache_bsize = 32, 18 .dcache_bsize = 32, 29 .icache_bsize = 32, 30 .dcache_bsize = 32, 42 .icache_bsize = 32, 43 .dcache_bsize = 32, 54 .icache_bsize = 32, 55 .dcache_bsize = 32, 67 .icache_bsize = 32, [all …]
|
/linux/arch/x86/crypto/ |
H A D | camellia-aesni-avx2-asm_64.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * x86_64/AVX2/AES-NI assembler implementation of Camellia 51 32-way camellia 56 * x0..x7: byte-sliced AB state 60 * x0..x7: new byte-sliced CD state 65 * S-function with AES subbytes \ 147 vpbroadcastq key, t0; /* higher 64-bit duplicate ignored */ \ 159 /* P-function */ \ 193 vpxor 5 * 32(mem_cd), x1, x1; \ 200 vpxor 4 * 32(mem_cd), x0, x0; \ [all …]
|
H A D | glue_helper-asm-avx2.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 5 * Copyright © 2012-2013 Jussi Kivilinna <jussi.kivilinna@mbnet.fi> 9 vmovdqu (0*32)(src), x0; \ 10 vmovdqu (1*32)(src), x1; \ 11 vmovdqu (2*32)(src), x2; \ 12 vmovdqu (3*32)(src), x3; \ 13 vmovdqu (4*32)(src), x4; \ 14 vmovdqu (5*32)(src), x5; \ 15 vmovdqu (6*32)(src), x6; \ 16 vmovdqu (7*32)(src), x7; [all …]
|
/linux/Documentation/devicetree/bindings/timer/ |
H A D | renesas,cmt.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Geert Uytterhoeven <geert+renesas@glider.be> 11 - Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> 14 The CMT is a multi-channel 16/32/48-bit timer/counter with configurable clock 26 - items: 27 - enum: 28 - renesas,r8a7740-cmt0 # 32-bit CMT0 on R-Mobile A1 29 - renesas,r8a7740-cmt1 # 48-bit CMT1 on R-Mobile A1 [all …]
|
/linux/drivers/gpu/drm/imagination/ |
H A D | pvr_stream_defs.c | 1 // SPDX-License-Identifier: GPL-2.0-only OR MIT 31 sizeof(((struct owner *)0)->member), PVR_FEATURE_NONE) 35 sizeof(((struct owner *)0)->member), feature) 39 sizeof(((struct owner *)0)->member), (feature) | PVR_FEATURE_NOT) 51 PVR_STREAM_DEF_FEATURE(rogue_fwif_cmd_geom, regs.vdm_draw_indirect1, 32, 53 PVR_STREAM_DEF(rogue_fwif_cmd_geom, regs.ppp_ctrl, 32), 54 PVR_STREAM_DEF(rogue_fwif_cmd_geom, regs.te_psg, 32), 55 PVR_STREAM_DEF(rogue_fwif_cmd_geom, regs.vdm_context_resume_task0_size, 32), 56 PVR_STREAM_DEF_FEATURE(rogue_fwif_cmd_geom, regs.vdm_context_resume_task3_size, 32, 58 PVR_STREAM_DEF(rogue_fwif_cmd_geom, regs.view_idx, 32), [all …]
|
/linux/arch/arm64/boot/dts/qcom/ |
H A D | sa8540p.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 9 /delete-node/ &cpu0_opp_table; 10 /delete-node/ &cpu4_opp_table; 13 cpu0_opp_table: opp-table-cpu0 { 14 compatible = "operating-points-v2"; 15 opp-shared; 17 opp-300000000 { 18 opp-hz = /bits/ 64 <300000000>; 19 opp-peak-kBps = <(300000 * 32)>; 21 opp-403200000 { [all …]
|
/linux/Documentation/scsi/ |
H A D | aic7xxx.rst | 1 .. SPDX-License-Identifier: GPL-2.0 5 Adaptec Aic7xxx Fast -> Ultra160 Family Manager Set v7.0 27 aic7850 10 PCI/32 10MHz 8Bit 3 28 aic7855 10 PCI/32 10MHz 8Bit 3 29 aic7856 10 PCI/32 10MHz 8Bit 3 30 aic7859 10 PCI/32 20MHz 8Bit 3 31 aic7860 10 PCI/32 20MHz 8Bit 3 32 aic7870 10 PCI/32 10MHz 16Bit 16 33 aic7880 10 PCI/32 20MHz 16Bit 16 34 aic7890 20 PCI/32 40MHz 16Bit 16 3 4 5 6 7 8 [all …]
|
/linux/tools/testing/selftests/bpf/progs/ |
H A D | verifier_subreg.c | 1 // SPDX-License-Identifier: GPL-2.0 8 /* This file contains sub-register zero extension checks for insns defining 9 * sub-registers, meaning: 10 * - All insns under BPF_ALU class. Their BPF_ALU32 variants or narrow width 11 * forms (BPF_END) could define sub-registers. 12 * - Narrow direct loads, BPF_B/H/W | BPF_LDX. 13 * - BPF_LD is not exposed to JIT back-ends, so no need for testing. 15 * "get_prandom_u32" is used to initialize low 32-bit of some registers to 16 * prevent potential optimizations done by verifier or JIT back-ends which could 31 r0 >>= 32; \ in add32_reg_zero_extend_check() [all …]
|
/linux/arch/powerpc/boot/ |
H A D | div64.S | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 3 * Divide a 64-bit unsigned number by a 32-bit unsigned number. 4 * This routine assumes that the top 32 bits of the dividend are 5 * non-zero to start with. 7 * the 64-bit quotient, and r4 contains the divisor. 30 li r10,-1 # to make it < 2^32, and shifting 48 divwu r0,r6,r4 # perform the remaining 32-bit division 61 * -- Gabriel 73 subfic r6,r5,32 75 addi r7,r5,32 # could be xori, or addi with -32 [all …]
|
/linux/drivers/scsi/qla2xxx/ |
H A D | qla_dbg.h | 1 /* SPDX-License-Identifier: GPL-2.0-only */ 4 * Copyright (c) 2003-2014 QLogic Corporation 17 __be16 mailbox_reg[32]; 18 __be16 resp_dma_reg[32]; 40 __be16 mailbox_reg[32]; 60 __be32 host_reg[32]; 62 __be16 mailbox_reg[32]; 74 __be32 xmt0_dma_reg[32]; 75 __be32 xmt1_dma_reg[32]; 76 __be32 xmt2_dma_reg[32]; [all …]
|
/linux/Documentation/fb/ |
H A D | viafb.modes | 10 # 640x480, 60 Hz, Non-Interlaced (25.175 MHz dotclock) 28 mode "640x480-60" 30 geometry 640 480 640 480 32 31 timings 39722 48 16 33 10 96 2 endmode mode "480x640-60" 33 geometry 480 640 480 640 32 timings 39722 72 24 19 1 48 3 endmode 35 # 640x480, 75 Hz, Non-Interlaced (31.50 MHz dotclock) 52 mode "640x480-75" 54 geometry 640 480 640 480 32 timings 31747 120 16 16 1 64 3 endmode 56 # 640x480, 85 Hz, Non-Interlaced (36.000 MHz dotclock) 73 mode "640x480-85" [all …]
|