Home
last modified time | relevance | path

Searched +full:3 +full:- +full:31 (Results 1 – 25 of 1102) sorted by relevance

12345678910>>...45

/linux/arch/powerpc/lib/
H A Dfeature-fixups-test.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
6 #include <asm/feature-fixups.h>
9 #include <asm/asm-compat.h>
10 #include <asm/ppc-opcode.h>
21 or 3,3,3
28 or 3,3,3
33 or 3,3,3
38 or 3,3,3
45 or 3,3,3
48 or 31,31,31
[all …]
/linux/arch/powerpc/crypto/
H A Dpoly1305-p10le_64.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 # Copyright 2023- IBM Corp. All rights reserved
10 # Poly1305 - this version mainly using vector/VSX/Scalar
11 # - 26 bits limbs
12 # - Handle multiple 64 byte blcok.
17 # p = 2^130 - 5
25 # 07/22/21 - this revison based on the above sum of products. Setup r^4, r^3, r^2, r and s3, s2, …
28 # setup r^4, r^3, r^2, r vectors
29 # vs [r^1, r^3, r^2, r^4]
56 #include <asm/asm-offsets.h>
[all …]
H A Dchacha-p10le-8x.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 # Copyright 2023- IBM Corp. All rights reserved
16 # 3. a += b; d ^= a; d <<<= 8;
43 #include <asm/asm-offsets.h>
44 #include <asm/asm-compat.h>
81 stdu 1,-752(1)
100 SAVE_GPR 31, 248, 1
114 SAVE_VRS 31, 176, 9
133 SAVE_VSX 31, 464, 9
149 RESTORE_VRS 31, 176, 9
[all …]
H A Dcurve25519-ppc64le_asm.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
9 # [1] https://github.com/dot-asm/cryptogams/
11 # Copyright (c) 2006-2017, CRYPTOGAMS by <appro@openssl.org>
58 # - Added x25519_fe51_sqr_times, x25519_fe51_frombytes, x25519_fe51_tobytes
61 # Copyright 2024- IBM Corp.
63 # X25519 lower-level primitives for PPC64.
73 stdu 1,-144(1)
84 std 31,136(1)
100 mulhdu 31,11,6
124 adde 31,31,21
[all …]
/linux/tools/arch/x86/kcpuid/
H A Dcpuid.csv1 # SPDX-License-Identifier: CC0-1.0
2 # Generator: x86-cpuid-db v1.0
5 # Auto-generated file.
6 # Please submit all updates and bugfixes to https://x86-cpuid.org
15 … 0, 0, eax, 31:0, max_std_leaf , Highest cpuid standard leaf supported
16 0, 0, ebx, 31:0, cpu_vendorid_0 , CPU vendor ID string bytes 0 - 3
17 0, 0, ecx, 31:0, cpu_vendorid_2 , CPU vendor ID string bytes 8 - 11
18 0, 0, edx, 31:0, cpu_vendorid_1 , CPU vendor ID string bytes 4 - 7
23 1, 0, eax, 3:0, stepping , Stepping ID
32 1, 0, ebx, 31:24, local_apic_id , Initial local APIC physical ID
[all …]
/linux/arch/alpha/include/asm/
H A Dxor.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * include/asm-alpha/xor.h
5 * Optimized RAID-5 checksumming functions for alpha EV5 and EV6
48 .align 3 \n\
58 ldq $3,8($18) \n\
76 xor $2,$3,$2 \n\
103 .align 3 \n\
109 3: \n\
113 ldq $3,8($17) \n\
131 xor $3,$4,$4 # 6 cycles from $4 load \n\
[all …]
/linux/tools/testing/selftests/hid/tests/
H A Dtest_multitouch.py2 # SPDX-License-Identifier: GPL-2.0
3 # -*- coding: utf-8 -*-
20 KERNEL_MODULE = ("hid-multitouch", "hid_multitouch")
31 "SLOT_IS_CONTACTNUMBER": BIT(3),
224 elif value == 3:
310 Unit Exponent (-1)
335 Unit Exponent (-4)
378 Unit Exponent (-1)
397 Unit Exponent (-4)
442 Unit Exponent (-1)
[all …]
H A Dtest_tablet.py2 # SPDX-License-Identifier: GPL-2.0
3 # -*- coding: utf-8 -*-
43 https://docs.microsoft.com/en-us/windows-hardware/design/component-guidelines/windows-pen-states
66 def from_evdev(cls, evdev, test_button) -> "PenState":
99 ) -> "PenState":
146 def valid_transitions(self) -> Tuple["PenState", ...]:
206 def historically_tolerated_transitions(self) -> Tuple["PenState", ...]:
208 for skipping the in-range state, due to historical reasons.
271 def legal_transitions() -> Dict[str, Tuple["PenState", ...]]:
273 we don't have Invert nor Erase bits, so just move in/out-of-range or proximity.
[all …]
/linux/drivers/net/wireless/realtek/rtw89/
H A Dtxrx.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
12 #define DATA_RATE_NOT_HT_IDX_MASK GENMASK(3, 0)
17 #define DATA_RATE_HT_NSS_MASK GENMASK(4, 3)
19 #define DATA_RATE_VHT_HE_IDX_MASK GENMASK(3, 0)
28 if (rtwdev->chip->chip_gen == RTW89_CHIP_BE) in rtw89_get_data_rate_mode()
41 if (rtwdev->chip->chip_gen == RTW89_CHIP_BE) in rtw89_get_data_ht_mcs()
49 if (rtwdev->chip->chip_gen == RTW89_CHIP_BE) in rtw89_get_data_mcs()
62 if (rtwdev->chip->chip_gen == RTW89_CHIP_BE) in rtw89_get_data_nss()
69 #define RTW89_TXWD_BODY0_WP_OFFSET GENMASK(31, 24)
78 #define RTW89_TXWD_BODY0_HW_SSN_SEL GENMASK(3, 2)
[all …]
/linux/arch/alpha/lib/
H A Dmemset.S1 /* SPDX-License-Identifier: GPL-2.0 */
10 * This routine is "moral-ware": you are free to use it any way you wish, and
35 bis $17,$1,$17 /* E0 (p-c latency, next cycle) */
36 sll $17,16,$1 /* E1 (p-c latency, next cycle) */
38 bis $17,$1,$17 /* E0 (p-c latency, next cycle) */
39 sll $17,32,$1 /* E1 (p-c latency, next cycle) */
40 bis $17,$1,$17 /* E0 (p-c latency, next cycle) */
41 ldq_u $31,0($30) /* .. E1 */
51 beq $1,within_one_quad /* .. E1 (note EV5 zero-latency forwarding) */
52 and $16,7,$3 /* E0 */
[all …]
/linux/drivers/media/platform/rockchip/rga/
H A Drga-hw.h1 /* SPDX-License-Identifier: GPL-2.0-only */
4 * Author: Jacob Chen <jacob-chen@iotwrt.com>
73 #define RGA_MODE_RENDER_UPDATE_PALETTE_LUT_RAM 3
111 #define RGA_SRC_CSC_MODE_BT709_R0 3
117 #define RGA_SRC_ROT_MODE_270_DEGREE 3
122 #define RGA_SRC_MIRR_MODE_X_Y 3
140 #define RGA_SRC_BIC_COE_SELEC_BSPLINE 3
145 #define RGA_DST_DITHER_MODE_888_TO_444 3
150 #define RGA_DST_CSC_MODE_BT709_R0 3
175 #define RGA_ALPHA_FACTOR_OTHER_REVERSE 3
[all …]
/linux/Documentation/userspace-api/media/v4l/
H A Dmetafmt-vsp1-hgt.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. _v4l2-meta-fmt-vsp1-hgt:
9 Renesas R-Car VSP1 2-D Histogram Data
15 This format describes histogram data generated by the Renesas R-Car VSP1
16 2-D Histogram (HGT) engine.
28 The Saturation position **n** (0 - 31) of the bucket in the matrix is
33 The Hue position **m** (0 - 5) of the bucket in the matrix depends on
43 Area 0 Area 1 Area 2 Area 3 Area 4 Area 5
50 5U 0L 0U 1L 1U 2L 2U 3L 3U 4L 4U 5L 5U 0L
72 0L <= 0U <= 1L <= 1U <= 2L <= 2U <= 3L <= 3U <= 4L <= 4U <= 5L <= 5U
[all …]
/linux/arch/parisc/math-emu/
H A Dfloat.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Linux/PA-RISC Project (http://www.parisc-linux.org/)
5 * Floating-point emulation code
6 * Copyright (C) 2001 Hewlett-Packard (Paul Bame) <bame@debian.org>
26 PA header file -- do not include this header file for non-PA builds.
40 * Declare the basic structures for the 3 different
41 * floating-point precisions.
44 * +-------+-------+-------+-------+-------+-------+-------+-------+
46 * +-------+-------+-------+-------+-------+-------+-------+-------+
56 #define Sexponentmantissa(object) Bitfield_mask( 1, 31,object)
[all …]
/linux/drivers/net/wireless/realtek/rtw88/
H A Drtw8723d_table.c1 // SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
2 /* Copyright(c) 2018-2019 Realtek Corporation
948 {0, 0, 0, 0, 3, 30, },
949 {2, 0, 0, 0, 3, 30, },
950 {1, 0, 0, 0, 3, 30, },
985 {2, 0, 0, 1, 1, 31, },
986 {1, 0, 0, 1, 1, 31, },
988 {2, 0, 0, 1, 2, 31, },
989 {1, 0, 0, 1, 2, 31, },
990 {0, 0, 0, 1, 3, 30, },
[all …]
/linux/drivers/net/wireless/mediatek/mt76/
H A Dmt76_connac3_mac.h1 /* SPDX-License-Identifier: ISC */
26 #define MT_RXD0_PKT_TYPE GENMASK(31, 27)
32 #define MT_RXD0_SW_PKT_TYPE_MASK GENMASK(31, 16)
51 #define MT_RXD1_NORMAL_SEC_DONE BIT(31)
69 #define MT_RXD2_NORMAL_BF_REPORT BIT(31)
83 #define MT_RXD3_NORMAL_VLAN2ETH BIT(31)
97 #define MT_RXD10_QOS_CTL GENMASK(31, 16)
99 #define MT_RXD11_HT_CONTROL GENMASK(31, 0)
101 /* P-RXV */
109 #define MT_PRXV_RCPI3 GENMASK(31, 24)
[all …]
H A Dmt76_connac2_mac.h1 /* SPDX-License-Identifier: ISC */
46 #define MT_TX_FREE_PAIR BIT(31)
50 #define MT_TXD0_Q_IDX GENMASK(31, 25)
55 #define MT_TXD1_LONG_FORMAT BIT(31)
67 #define MT_TXD2_FIX_RATE BIT(31)
81 #define MT_TXD2_SUB_TYPE GENMASK(3, 0)
83 #define MT_TXD3_SN_VALID BIT(31)
92 #define MT_TXD3_EEOSP BIT(3)
97 #define MT_TXD4_PN_LOW GENMASK(31, 0)
99 #define MT_TXD5_PN_HIGH GENMASK(31, 16)
[all …]
/linux/drivers/net/wireless/ath/wil6210/
H A Dtxrx_edma.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2012-2016,2018-2019, The Linux Foundation. All rights reserved.
33 #define WIL_RX_EDMA_ERROR_REPLAY (3)
57 #define WIL_EDMA_DESC_TX_CFG_TSO_DESC_TYPE_POS 3
75 /* Enhanced Rx descriptor - MAC part
79 * [dword 3]
81 * bit 16..31 : Reserved
84 u32 d[3];
89 /* Enhanced Rx descriptor - DMA part
90 * [dword 0] - Reserved
[all …]
/linux/drivers/infiniband/hw/erdma/
H A Derdma_hw.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
5 /* Copyright (c) 2020-2022, Alibaba Group. */
20 /* MSI-X related. */
90 #define ERDMA_CQDB_ARM_MASK BIT_ULL(31)
95 #define ERDMA_EQDB_ARM_MASK BIT(31)
113 #define SQEBB_MASK (~(SQEBB_SIZE - 1))
114 #define SQEBB_ALIGN(size) ((size + SQEBB_SIZE - 1) & SQEBB_MASK)
134 CMDQ_OPCODE_MODIFY_QP = 3,
146 CMDQ_OPCODE_CONF_MTU = 3,
153 /* cmdq-SQE HDR */
[all …]
/linux/drivers/net/ipa/reg/
H A Dipa_reg-v3.1.c1 // SPDX-License-Identifier: GPL-2.0
3 /* Copyright (C) 2022-2024 Linaro Ltd. */
16 [GEN_QMB_1_SNOC_BYPASS_DIS] = BIT(3),
18 /* Bits 5-31 reserved */
27 [CLKON_MISC] = BIT(3),
41 /* Bits 17-31 reserved */
52 /* Bits 22-23 reserved */
54 /* Bits 25-31 reserved */
61 [MEM_BADDR] = GENMASK(31, 16),
67 [GEN_QMB_0_MAX_WRITES] = GENMASK(3, 0),
[all …]
H A Dipa_reg-v4.2.c1 // SPDX-License-Identifier: GPL-2.0
3 /* Copyright (C) 2022-2024 Linaro Ltd. */
16 [GEN_QMB_1_SNOC_BYPASS_DIS] = BIT(3),
31 /* Bits 21-31 reserved */
40 [CLKON_MISC] = BIT(3),
67 /* Bits 30-31 reserved */
78 /* Bits 22-23 reserved */
80 /* Bits 25-31 reserved */
87 [MEM_BADDR] = GENMASK(31, 16),
93 [GEN_QMB_0_MAX_WRITES] = GENMASK(3, 0),
[all …]
H A Dipa_reg-v3.5.1.c1 // SPDX-License-Identifier: GPL-2.0
3 /* Copyright (C) 2022-2024 Linaro Ltd. */
16 [GEN_QMB_1_SNOC_BYPASS_DIS] = BIT(3),
18 /* Bits 5-31 reserved */
27 [CLKON_MISC] = BIT(3),
46 /* Bits 22-31 reserved */
57 /* Bits 22-23 reserved */
59 /* Bits 25-31 reserved */
66 [MEM_BADDR] = GENMASK(31, 16),
72 [GEN_QMB_0_MAX_WRITES] = GENMASK(3, 0),
[all …]
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dnvd.h33 #define PACKET_TYPE3 3
35 #define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3)
54 /* Packet 3 types */
58 #define CE_PARTITION_BASE 3
90 /* 0 - register
91 * 1 - memory (sync - via GRBM)
92 * 2 - gl2
93 * 3 - gds
94 * 4 - reserved
95 * 5 - memory (async - direct)
[all …]
H A Dsoc15d.h35 #define PACKET_TYPE3 3
37 #define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3)
59 #define PACKETJ_CONDITION_CHECK3 3
68 #define PACKETJ_TYPE3 3
85 /* Packet 3 types */
89 #define CE_PARTITION_BASE 3
117 /* 0 - register
118 * 1 - memory (sync - via GRBM)
119 * 2 - gl2
120 * 3 - gds
[all …]
/linux/drivers/clk/sunxi-ng/
H A Dccu-sun6i-a31.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2016 Chen-Yu Tsai
5 * Chen-Yu Tsai <wens@csie.org>
7 * Based on ccu-sun8i-h3.c by Maxime Ripard.
10 #include <linux/clk-provider.h>
30 #include "ccu-sun6i-a31.h"
32 static SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_cpu_clk, "pll-cpu",
37 BIT(31), /* gate */
42 * The Audio PLL is supposed to have 4 outputs: 3 fixed factors from
46 * With sigma-delta modulation for fractional-N on the audio PLL,
[all …]
/linux/Documentation/translations/zh_CN/core-api/
H A Dpacking.rst1 .. SPDX-License-Identifier: GPL-2.0+
3 .. include:: ../disclaimer-zh_CN.rst
5 :Original: Documentation/core-api/packing.rst
22 --------
42 --------
46 - 将一个CPU可使用的数字打包到内存缓冲区中（具有硬件约束/特殊性）。
47 - 将内存缓冲区（具有硬件约束/特殊性）解压缩为一个CPU可使用的数字。
63 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
64 3 2 1 0
77 24 25 26 27 28 29 30 31 16 17 18 19 20 21 22 23 8 9 10 11 12 13 14 15 0 1 2 3 4 5 6 7
[all …]

12345678910>>...45