Home
last modified time | relevance | path

Searched full:19200000 (Results 1 – 25 of 374) sorted by relevance

12345678910>>...15

/linux/drivers/media/platform/qcom/camss/
H A Dcamss.c601 { 19200000, 240000000, 269333333 } },
623 { 19200000, 240000000, 269333333 } },
645 { 19200000, 240000000, 269333333 } },
667 { 19200000, 240000000, 269333333 } },
689 { 19200000, 100000000, 320000000, 404000000, 480000000, 600000000 },
692 { 19200000, 75000000, 384000000, 538666667 },
714 { 19200000, 100000000, 320000000, 404000000, 480000000, 600000000 },
717 { 19200000, 75000000, 384000000, 538666667 },
739 { 19200000, 100000000, 320000000, 404000000, 480000000, 600000000 },
742 { 19200000, 75000000, 384000000, 538666667 },
[all …]
/linux/drivers/clk/qcom/
H A Dclk-smd-rpm.c446 DEFINE_CLK_SMD_RPM_BRANCH_A(bi_tcxo, QCOM_SMD_RPM_MISC_CLK, 0, 19200000, CLK_IS_CRITICAL);
447 DEFINE_CLK_SMD_RPM_BRANCH(qdss, QCOM_SMD_RPM_MISC_CLK, 1, 19200000);
451 DEFINE_CLK_SMD_RPM_BRANCH(mss_cfg_ahb, QCOM_SMD_RPM_MCFG_CLK, 0, 19200000);
458 DEFINE_CLK_SMD_RPM_BUS_A(pcnoc, 0, 19200000, CLK_IS_CRITICAL);
492 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(bb_clk1, 1, 19200000);
493 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(bb_clk2, 2, 19200000);
494 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(ln_bb_clk1, 1, 19200000);
495 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(ln_bb_clk2, 2, 19200000);
496 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(ln_bb_clk3, 3, 19200000);
497 DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(rf_clk1, 4, 19200000);
[all …]
H A Dcamcc-sm7150.c402 F(19200000, P_BI_TCXO, 1, 0, 0),
426 F(19200000, P_BI_TCXO, 1, 0, 0),
450 F(19200000, P_BI_TCXO, 1, 0, 0),
484 F(19200000, P_BI_TCXO, 1, 0, 0),
506 F(19200000, P_BI_TCXO, 1, 0, 0),
568 F(19200000, P_BI_TCXO, 1, 0, 0),
592 F(19200000, P_BI_TCXO, 1, 0, 0),
617 F(19200000, P_BI_TCXO, 1, 0, 0),
638 F(19200000, P_BI_TCXO, 1, 0, 0),
662 F(19200000, P_BI_TCXO, 1, 0, 0),
[all …]
H A Dcamcc-sm8150.c400 F(19200000, P_BI_TCXO, 1, 0, 0),
425 F(19200000, P_BI_TCXO, 1, 0, 0),
450 F(19200000, P_BI_TCXO, 1, 0, 0),
486 F(19200000, P_BI_TCXO, 1, 0, 0),
507 F(19200000, P_BI_TCXO, 1, 0, 0),
573 F(19200000, P_BI_TCXO, 1, 0, 0),
598 F(19200000, P_BI_TCXO, 1, 0, 0),
621 F(19200000, P_BI_TCXO, 1, 0, 0),
643 F(19200000, P_BI_TCXO, 1, 0, 0),
668 F(19200000, P_BI_TCXO, 1, 0, 0),
[all …]
H A Dcamcc-sdm845.c179 F(19200000, P_BI_TCXO, 1, 0, 0),
213 F(19200000, P_BI_TCXO, 1, 0, 0),
235 F(19200000, P_BI_TCXO, 1, 0, 0),
255 F(19200000, P_BI_TCXO, 1, 0, 0),
322 F(19200000, P_BI_TCXO, 1, 0, 0),
346 F(19200000, P_BI_TCXO, 1, 0, 0),
369 F(19200000, P_BI_TCXO, 1, 0, 0),
392 F(19200000, P_BI_TCXO, 1, 0, 0),
417 F(19200000, P_BI_TCXO, 1, 0, 0),
497 F(19200000, P_BI_TCXO, 1, 0, 0),
[all …]
H A Dcamcc-sc7280.c601 F(19200000, P_BI_TCXO, 1, 0, 0),
625 F(19200000, P_BI_TCXO, 1, 0, 0),
649 F(19200000, P_BI_TCXO, 1, 0, 0),
683 F(19200000, P_BI_TCXO, 1, 0, 0),
704 F(19200000, P_BI_TCXO, 1, 0, 0),
780 F(19200000, P_BI_TCXO, 1, 0, 0),
804 F(19200000, P_BI_TCXO, 1, 0, 0),
826 F(19200000, P_BI_TCXO, 1, 0, 0),
850 F(19200000, P_BI_TCXO, 1, 0, 0),
874 F(19200000, P_BI_TCXO, 1, 0, 0),
[all …]
H A Dgcc-sdx55.c209 F(19200000, P_BI_TCXO, 1, 0, 0),
233 F(19200000, P_BI_TCXO, 1, 0, 0),
344 F(19200000, P_BI_TCXO, 1, 0, 0),
425 F(19200000, P_BI_TCXO, 1, 0, 0),
447 F(19200000, P_BI_TCXO, 1, 0, 0),
468 F(19200000, P_BI_TCXO, 1, 0, 0),
490 F(19200000, P_BI_TCXO, 1, 0, 0),
511 F(19200000, P_BI_TCXO, 1, 0, 0),
596 F(19200000, P_BI_TCXO, 1, 0, 0),
649 F(19200000, P_BI_TCXO, 1, 0, 0),
[all …]
H A Dcamcc-sm4450.c441 F(19200000, P_BI_TCXO, 1, 0, 0),
466 F(19200000, P_BI_TCXO, 1, 0, 0),
490 F(19200000, P_BI_TCXO, 1, 0, 0),
528 F(19200000, P_BI_TCXO, 1, 0, 0),
565 F(19200000, P_BI_TCXO, 1, 0, 0),
616 F(19200000, P_BI_TCXO, 1, 0, 0),
640 F(19200000, P_BI_TCXO, 1, 0, 0),
663 F(19200000, P_CAM_CC_PLL2_OUT_MAIN, 1, 1, 50),
730 F(19200000, P_BI_TCXO, 1, 0, 0),
755 F(19200000, P_BI_TCXO, 1, 0, 0),
[all …]
H A Dcamcc-sm8250.c394 F(19200000, P_BI_TCXO, 1, 0, 0),
419 F(19200000, P_BI_TCXO, 1, 0, 0),
441 F(19200000, P_BI_TCXO, 1, 0, 0),
477 F(19200000, P_BI_TCXO, 1, 0, 0),
498 F(19200000, P_BI_TCXO, 1, 0, 0),
594 F(19200000, P_BI_TCXO, 1, 0, 0),
619 F(19200000, P_BI_TCXO, 1, 0, 0),
657 F(19200000, P_BI_TCXO, 1, 0, 0),
696 F(19200000, P_BI_TCXO, 1, 0, 0),
718 F(19200000, P_BI_TCXO, 1, 0, 0),
[all …]
H A Dgpucc-msm8998.c114 F(19200000, P_XO, 1, 0, 0),
152 F(19200000, P_XO, 1, 0, 0),
170 F(19200000, P_XO, 1, 0, 0),
H A Ddispcc-sm6115.c182 F(19200000, P_BI_TCXO, 1, 0, 0),
203 F(19200000, P_BI_TCXO, 1, 0, 0),
222 F(19200000, P_BI_TCXO, 1, 0, 0),
261 F(19200000, P_BI_TCXO, 1, 0, 0),
H A Dgcc-msm8994.c140 F(19200000, P_XO, 1, 0, 0),
160 F(19200000, P_XO, 1, 0, 0),
183 F(19200000, P_XO, 1, 0, 0),
196 F(19200000, P_XO, 1, 0, 0),
234 F(19200000, P_XO, 1, 0, 0),
274 F(19200000, P_XO, 1, 0, 0),
341 F(19200000, P_XO, 1, 0, 0),
381 F(19200000, P_XO, 1, 0, 0),
408 F(19200000, P_XO, 1, 0, 0),
524 F(19200000, P_XO, 1, 0, 0),
[all …]
/linux/Documentation/devicetree/bindings/power/supply/
H A Drohm,bd99954.yaml88 # maximum: 19200000
94 # maximum: 19200000
98 # maximum: 19200000
106 # maximum: 19200000
129 maximum: 19200000
/linux/drivers/clk/tegra/
H A Dclk-tegra20.c162 { 19200000, 600000000, 500, 16, 1, 6 },
170 { 19200000, 666000000, 555, 16, 1, 8 },
174 { 19200000, 600000000, 375, 12, 1, 6 },
182 { 19200000, 216000000, 90, 4, 2, 1 },
186 { 19200000, 432000000, 90, 4, 1, 1 },
201 { 19200000, 216000000, 135, 12, 1, 3 },
205 { 19200000, 594000000, 495, 16, 1, 8 },
209 { 19200000, 1000000000, 625, 12, 1, 8 },
217 { 19200000, 480000000, 200, 4, 1, 0 },
226 { 19200000, 1000000000, 625, 12, 1, 8 },
[all …]
H A Dclk-tegra30.c190 { 19200000, 1040000000, 325, 6, 1, 6 },
195 { 19200000, 832000000, 260, 6, 1, 8 },
200 { 19200000, 624000000, 520, 16, 1, 8 },
205 { 19200000, 600000000, 375, 12, 1, 6 },
210 { 19200000, 520000000, 325, 12, 1, 6 },
215 { 19200000, 416000000, 260, 12, 1, 6 },
224 { 19200000, 666000000, 555, 16, 1, 8 },
229 { 19200000, 600000000, 375, 12, 1, 6 },
238 { 19200000, 216000000, 360, 16, 2, 8 },
257 { 19200000, 216000000, 180, 16, 1, 4 },
[all …]
H A Dclk-tegra124.c136 [ 4] = 19200000,
176 { 19200000, 1000000000, 52, 1, 1, 0 }, /* actual: 998.4 MHz */
185 .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */
210 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
219 .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */
264 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
273 .cf_max = 19200000,
295 .cf_max = 19200000,
345 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
354 .cf_max = 19200000, /* s/w policy, h/w capability 38 MHz */
[all …]
H A Dclk-tegra114.c172 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
181 .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */
223 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
232 .cf_max = 19200000,
254 .cf_max = 19200000,
294 { 19200000, 800000000, 41, 1, 1, 0 }, /* actual: 787.2 MHz */
303 .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */
334 { 19200000, 216000000, 360, 16, 2, 8 },
391 { 19200000, 216000000, 720, 16, 4, 12 },
396 { 19200000, 594000000, 495, 16, 1, 12 },
[all …]
/linux/Documentation/devicetree/bindings/display/msm/
H A Dqcom,sm7150-dpu.yaml80 assigned-clock-rates = <19200000>;
117 opp-19200000 {
118 opp-hz = /bits/ 64 <19200000>;
H A Dqcom,sm6350-mdss.yaml134 <19200000>,
135 <19200000>,
136 <19200000>;
H A Dqcom,sm7150-mdss.yaml151 assigned-clock-rates = <19200000>;
188 opp-19200000 {
189 opp-hz = /bits/ 64 <19200000>;
/linux/Documentation/devicetree/bindings/ufs/
H A Dti,j721e-ufs.yaml82 freq-table-hz = <19200000 19200000>;
/linux/Documentation/devicetree/bindings/media/i2c/
H A Dsony,imx258.yaml115 clock-frequency = <19200000>;
129 assigned-clock-rates = <19200000>;
/linux/drivers/pwm/
H A Dpwm-lpss.c45 .clk_rate = 19200000,
54 .clk_rate = 19200000,
63 .clk_rate = 19200000,
/linux/sound/soc/ti/
H A Domap-dmic.c132 if (dmic->fclk_freq == 19200000 && dmic->out_freq == 3840000) in omap_dmic_select_divider()
152 case 19200000: in omap_dmic_select_divider()
168 if (dmic->fclk_freq != 19200000) in omap_dmic_select_divider()
288 case 19200000: in omap_dmic_select_fclk()
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_gt_clock_utils.c34 u32 f19_2_mhz = 19200000; in gen11_get_crystal_clock_freq()
98 freq = IS_GEN9_LP(uncore->i915) ? 19200000 : 24000000; in gen9_read_clock_frequency()

12345678910>>...15