Home
last modified time | relevance | path

Searched +full:12 +full:gbps (Results 1 – 25 of 74) sorted by relevance

123

/linux/drivers/scsi/mvsas/
H A Dmv_94xx.h133 PHY_MAX_SPP_PHYS_LINK_RATE_MASK = (0x7 << 12),
153 MVS_IRQ_PCIF_DRBL0 = (1 << 12),
180 * bit 2: 6Gbps support
181 * bit 1: 3Gbps support
182 * bit 0: 1.5Gbps support
188 * bit 5: G1 (1.5Gbps) Without SSC
189 * bit 4: G1 (1.5Gbps) with SSC
190 * bit 3: G2 (3.0Gbps) Without SSC
191 * bit 2: G2 (3.0Gbps) with SSC
192 * bit 1: G3 (6.0Gbps) without SSC
[all …]
H A Dmv_94xx.c177 /* support 1.5 Gbps */ in set_phy_rate()
185 /* support 1.5, 3.0 Gbps */ in set_phy_rate()
192 /* support 1.5, 3.0, 6.0 Gbps */ in set_phy_rate()
233 /*set default phy_rate = 6Gbps*/ in mvs_94xx_config_reg_from_hba()
348 (12 - 1) << MVS_SGPIO_CFG0_AUT_BITLEN_SHIFT in mvs_94xx_sgpio_init()
901 lrmax = (rates->maximum_linkrate - SAS_LINK_RATE_1_5_GBPS) << 12; in mvs_94xx_phy_set_link_rate()
904 tmp &= ~(0x3 << 12); in mvs_94xx_phy_set_link_rate()
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu11_driver_if_arcturus.h69 #define FEATURE_GFX_ULV_BIT 12
199 #define THROTTLER_PPT3_BIT 12
429 XGMI_LINK_RATE_2 = 2, // 2Gbps
430 XGMI_LINK_RATE_4 = 4, // 4Gbps
431 XGMI_LINK_RATE_8 = 8, // 8Gbps
432 XGMI_LINK_RATE_12 = 12, // 12Gbps
433 XGMI_LINK_RATE_16 = 16, // 16Gbps
434 XGMI_LINK_RATE_17 = 17, // 17Gbps
435 XGMI_LINK_RATE_18 = 18, // 18Gbps
436 XGMI_LINK_RATE_19 = 19, // 19Gbps
[all …]
H A Dsmu11_driver_if_sienna_cichlid.h90 #define FEATURE_DS_GFXCLK_BIT 12
207 #define THROTTLER_TDC_SOC_BIT 12
231 #define FW_DSTATE_HSR_NON_STROBE_BIT 12
524 XGMI_LINK_RATE_2 = 2, // 2Gbps
525 XGMI_LINK_RATE_4 = 4, // 4Gbps
526 XGMI_LINK_RATE_8 = 8, // 8Gbps
527 XGMI_LINK_RATE_12 = 12, // 12Gbps
528 XGMI_LINK_RATE_16 = 16, // 16Gbps
529 XGMI_LINK_RATE_17 = 17, // 17Gbps
530 XGMI_LINK_RATE_18 = 18, // 18Gbps
[all …]
H A Dsmu13_driver_if_aldebaran.h50 #define FEATURE_GFX_SS_BIT 12
123 #define THROTTLER_TEMP_VR_SOC_BIT 12
358 uint8_t XgmiLinkSpeed[NUM_XGMI_DPM_LEVELS]; //Gbps [EX: 32 = 32Gbps]
/linux/tools/testing/selftests/drivers/net/hw/
H A Ddevlink_rate_tc_bw.py39 - Total bandwidth: 1Gbps
40 - Tolerance: +-12%
76 self.tolerance_percent = 12
280 gbps = bits_per_second / 1e9
281 if gbps < min_expected_gbps:
283 f"iperf3 bandwidth too low: {gbps:.2f} Gbps "
284 f"(expected ≥ {min_expected_gbps} Gbps)"
287 return gbps
372 f"Total bandwidth {total:.2f} Gbps < minimum "
373 f"{validator.total_min_expected:.2f} Gbps; "
[all …]
/linux/drivers/net/ethernet/ezchip/
H A Dnps_enet.h59 /* Gbps Eth MAC Configuration 0 register masks and shifts */
81 #define CFG_0_RX_IFG_SHIFT 12
93 /* Gbps Eth MAC Configuration 1 register masks and shifts */
103 /* Gbps Eth MAC Configuration 2 register masks and shifts */
119 /* Gbps Eth MAC Configuration 3 register masks and shifts */
/linux/drivers/gpu/drm/meson/
H A Dmeson_dw_hdmi.c291 /* 5.94Gbps, 3.7125Gbps */ in meson_hdmi_phy_setup_mode()
295 /* 2.97Gbps */ in meson_hdmi_phy_setup_mode()
299 /* 1.485Gbps */ in meson_hdmi_phy_setup_mode()
310 /* 5.94Gbps, 3.7125Gbps */ in meson_hdmi_phy_setup_mode()
314 /* 2.97Gbps */ in meson_hdmi_phy_setup_mode()
318 /* 1.485Gbps, and below */ in meson_hdmi_phy_setup_mode()
325 /* 5.94Gbps, 3.7125Gbps */ in meson_hdmi_phy_setup_mode()
330 /* 2.97Gbps */ in meson_hdmi_phy_setup_mode()
335 /* 1.485Gbps, and below */ in meson_hdmi_phy_setup_mode()
472 (0xa << 12) | 0xa0); in dw_hdmi_setup_hpd()
[all …]
/linux/include/rdma/
H A Dopa_port_info.h24 #define OPA_PORT_LTP_CRC_MODE_PER_LANE 8 /* 12/16-bit per lane LTP CRC mode */
39 #define OPA_LINKDOWN_REASON_PREEMPT_ERROR 12
96 #define OPA_LINK_SPEED_NOP 0x0000 /* Reserved (1-5 Gbps) */
97 #define OPA_LINK_SPEED_12_5G 0x0001 /* 12.5 Gbps */
98 #define OPA_LINK_SPEED_25G 0x0002 /* 25.78125? Gbps (EDR) */
179 OPA_PI_MASK_INTERLEAVE_DIST_SUP = (0x0003 << 12),
332 __be32 buffer_units; /* 9 res, 12, 5, 3, 3 */
/linux/drivers/gpu/drm/i915/display/
H A Dintel_cx0_phy.c548 .pll[12] = 0xC0,
574 .pll[12] = 0,
600 .pll[12] = 0x20,
626 .pll[12] = 0xA0,
652 .pll[12] = 0xC0,
678 .pll[12] = 0,
704 .pll[12] = 0xA0,
730 .pll[12] = 0xC8,
756 .pll[12] = 0xF0,
890 .clock = 1000000, /* 10 Gbps */
[all …]
/linux/drivers/net/phy/realtek/
H A Drealtek_main.c63 #define RTL8211E_TX_DELAY BIT(12)
72 #define RTL8211F_ALDPS_XTAL_OFF BIT(12)
104 #define RTL8211F_WOL_EVENT_MAGIC BIT(12)
131 #define RTL8366RB_POWER_SAVE_ON BIT(12)
322 val = BIT(13) | BIT(12) | BIT(11); in rtl8201_config_intr()
984 * 12 = RX Delay, 11 = TX Delay in rtl8211e_config_init()
1814 .name = "RTL8226 2.5Gbps PHY",
1825 .name = "RTL8226B_RTL8221B 2.5Gbps PHY",
1837 .name = "RTL8226-CG 2.5Gbps PHY",
1847 .name = "RTL8226B-CG_RTL8221B-CG 2.5Gbps PHY",
[all …]
/linux/fs/smb/client/
H A Dcifs_debug.c182 return "1Gbps"; in smb_speed_to_str()
184 return "2.5Gbps"; in smb_speed_to_str()
186 return "5Gbps"; in smb_speed_to_str()
188 return "10Gbps"; in smb_speed_to_str()
190 return "14Gbps"; in smb_speed_to_str()
192 return "20Gbps"; in smb_speed_to_str()
194 return "25Gbps"; in smb_speed_to_str()
196 return "40Gbps"; in smb_speed_to_str()
198 return "50Gbps"; in smb_speed_to_str()
200 return "56Gbps"; in smb_speed_to_str()
[all …]
/linux/drivers/phy/marvell/
H A Dphy-mvebu-a3700-comphy.c50 #define PU_TX_BIT BIT(12)
68 #define USE_MAX_PLL_RATE_BIT BIT(12)
107 #define IDLE_SYNC_EN BIT(12)
167 #define CFG_PM_OSCCLK_WAIT_MASK GENMASK(15, 12)
194 #define PIN_RESET_COMPHY_BIT BIT(12)
608 * All PHY register values are defined in full for 3.125Gbps in comphy_gbe_phy_init()
609 * SERDES speed. The values required for 1.25 Gbps are almost in comphy_gbe_phy_init()
611 * comparison to 3.125 Gbps values. These register values are in comphy_gbe_phy_init()
715 * (not SERDES). For instance, it selects SATA speed 1.5/3/6 Gbps or in mvebu_a3700_comphy_ethernet_power_on()
716 * PCIe speed 2.5/5 Gbps in mvebu_a3700_comphy_ethernet_power_on()
[all …]
H A Dphy-berlin-sata.c39 #define USE_MAX_PLL_RATE BIT(12)
109 /* set PHY up to 6 Gbps */ in phy_berlin_sata_power_on()
/linux/drivers/net/ethernet/ibm/ehea/
H A Dehea_phyp.h132 u32 max_num_addr_handles; /* 12 */
190 #define H_SPEED_1G_F 6 /* 1 Gbps, Full Duplex */
191 #define H_SPEED_10G_F 8 /* 10 Gbps, Full Duplex */
271 u64 wsth; /* 12 */
301 u64 rxjab; /* 12 */
/linux/drivers/usb/host/
H A Dxhci-hub.c26 0x00050034, /* USB 3.0 SS Gen1x1 id:4 symmetric rx 5Gbps */
27 0x000500b4, /* USB 3.0 SS Gen1x1 id:4 symmetric tx 5Gbps */
28 0x000a4035, /* USB 3.1 SSP Gen2x1 id:5 symmetric rx 10Gbps */
29 0x000a40b5, /* USB 3.1 SSP Gen2x1 id:5 symmetric tx 10Gbps */
30 0x00054036, /* USB 3.2 SSP Gen1x2 id:6 symmetric rx 5Gbps */
31 0x000540b6, /* USB 3.2 SSP Gen1x2 id:6 symmetric tx 5Gbps */
32 0x000a4037, /* USB 3.2 SSP Gen2x2 id:7 symmetric rx 10Gbps */
33 0x000a40b7, /* USB 3.2 SSP Gen2x2 id:7 symmetric tx 10Gbps */
170 /* Shift to Gbps and set SSP Link Protocol if 10Gpbs */ in xhci_create_usb3x_bos_desc()
187 * is 20Gbps, but the BOS descriptor lane speed mantissa is in xhci_create_usb3x_bos_desc()
[all …]
/linux/arch/mips/cavium-octeon/executive/
H A Dcvmx-helper-board.c221 /* The simulator gives you a simulated 1Gbps full duplex link */ in __cvmx_helper_board_link_get()
253 case 2: /* 1 Gbps */ in __cvmx_helper_board_link_get()
344 /* Most boards except NIC10e use a 12MHz crystal */ in __cvmx_helper_board_usb_get_clock_type()
H A Dcvmx-helper-rgmii.c138 cvmx_write_csr(CVMX_ASXX_TX_HI_WATERX(port, interface), 12); in __cvmx_helper_errata_asx_pass1()
272 /* Force 1Gbps full duplex on internal loopback */ in __cvmx_helper_rgmii_link_get()
372 /* Set the link speed. Anything unknown is set to 1Gbps */ in __cvmx_helper_rgmii_link_set()
/linux/drivers/infiniband/hw/efa/
H A Defa_verbs.c95 #define EFA_CHUNK_PAYLOAD_SHIFT 12
99 #define EFA_CHUNK_SHIFT 12
288 static void efa_link_gbps_to_speed_and_width(u16 gbps, in efa_link_gbps_to_speed_and_width() argument
292 if (gbps >= 400) { in efa_link_gbps_to_speed_and_width()
295 } else if (gbps >= 200) { in efa_link_gbps_to_speed_and_width()
298 } else if (gbps >= 120) { in efa_link_gbps_to_speed_and_width()
301 } else if (gbps >= 100) { in efa_link_gbps_to_speed_and_width()
304 } else if (gbps >= 60) { in efa_link_gbps_to_speed_and_width()
307 } else if (gbps >= 50) { in efa_link_gbps_to_speed_and_width()
310 } else if (gbps >= 40) { in efa_link_gbps_to_speed_and_width()
[all …]
/linux/drivers/net/ethernet/intel/igc/
H A Digc_mac.c678 /* For I225, STATUS will indicate 1G speed in both 1 Gbps in igc_get_speed_and_duplex_copper()
679 * and 2.5 Gbps link modes. An additional bit is used in igc_get_speed_and_duplex_copper()
680 * to differentiate between 1 Gbps and 2.5 Gbps. in igc_get_speed_and_duplex_copper()
809 * 01 AA 00 12 34 56 in igc_hash_mc_addr()
H A Digc_defines.h67 #define IGC_WUFC_EXT_FLX12 BIT(12) /* Flexible Filter 12 Enable */
128 #define IGC_ERR_BLK_PHY_RESET 12
220 #define IGC_COLD_SHIFT 12
239 /* 1Gbps and 2.5Gbps half duplex is not supported, nor spec-compliant. */
402 #define IGC_RCTL_MO_SHIFT 12 /* multicast offset shift */
411 #define IGC_RXPBSIZE_BE_MASK GENMASK(17, 12)
431 #define IGC_TXPB2SIZE_MASK GENMASK(17, 12)
574 #define IGC_TS_SDP2_SEL_TT0 (0u << 12) /* Target time 0 is output on SDP2. */
575 #define IGC_TS_SDP2_SEL_TT1 (1u << 12) /* Target time 1 is output on SDP2. */
576 #define IGC_TS_SDP2_SEL_FC0 (2u << 12) /* Freq clock 0 is output on SDP2. */
[all …]
/linux/drivers/gpu/drm/bridge/analogix/
H A Danalogix_dp_core.c532 * 0x06 = 1.62 Gbps, 0x0a = 2.7 Gbps in analogix_dp_get_max_rx_bandwidth()
534 * 0x06 = 1.62 Gbps, 0x0a = 2.7 Gbps, 0x14 = 5.4Gbps in analogix_dp_get_max_rx_bandwidth()
1330 case 12: in analogix_dp_bridge_mode_set()
1398 * containing 4 physical lanes of 2.7/1.62 Gbps/lane". in analogix_dp_dt_parse_pdata()
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_debugfs.c152 * 06h = 1.62Gbps per lane
153 * 0Ah = 2.7Gbps per lane
154 * 0Ch = 3.24Gbps per lane
155 * 14h = 5.4Gbps per lane
156 * 1Eh = 8.1Gbps per lane
367 * 06h = 1.62Gbps per lane
368 * 0Ah = 2.7Gbps per lane
369 * 0Ch = 3.24Gbps per lane
370 * 14h = 5.4Gbps per lane
371 * 1Eh = 8.1Gbps per lane
[all …]
/linux/Documentation/networking/device_drivers/ethernet/freescale/
H A Ddpaa.rst88 tgec ten gigabit Ethernet controller (10 Gbps)
174 * priorities 12 to 15 - traffic class 3 (high priority)
/linux/drivers/net/ethernet/chelsio/cxgb4vf/
H A Dcxgb4vf_main.c164 s = "1Gbps"; in t4vf_os_link_changed()
167 s = "10Gbps"; in t4vf_os_link_changed()
170 s = "25Gbps"; in t4vf_os_link_changed()
173 s = "40Gbps"; in t4vf_os_link_changed()
176 s = "100Gbps"; in t4vf_os_link_changed()
2052 seq_printf(seq, "%-12s", s); \ in sge_qinfo_show()
2101 seq_printf(seq, "%-12s %16s\n", "QType:", "FW event queue"); in sge_qinfo_show()
2102 seq_printf(seq, "%-12s %16u\n", "RspQ ID:", evtq->abs_id); in sge_qinfo_show()
2103 seq_printf(seq, "%-12s %16u\n", "Intr delay:", in sge_qinfo_show()
2105 seq_printf(seq, "%-12s %16u\n", "Intr pktcnt:", in sge_qinfo_show()
[all …]

123