Home
last modified time | relevance | path

Searched +full:0 +full:xe00000 (Results 1 – 24 of 24) sorted by relevance

/freebsd/lib/msun/ld128/
H A Ds_logl.c55 * rest of p(d). In the worst case when k = 0 and log(X_i) is 0, the final
70 * in beginning with the Taylor coefficients 0 + 1*d, which tends to happen
98 P3 = 3.33333333333333333333333333333233795e-1L, /* 0x15555555555555555555555554d42.0p-114L */
99 P4 = -2.49999999999999999999999999941139296e-1L, /* -0x1ffffffffffffffffffffffdab14e.0p-115L */
100 P5 = 2.00000000000000000000000085468039943e-1L, /* 0x19999999999999999999a6d3567f4.0p-115L */
101 P6 = -1.66666666666666666666696142372698408e-1L, /* -0x15555555555555555567267a58e1
[all...]
/freebsd/lib/msun/ld80/
H A Ds_logl.c55 * rest of p(d). In the worst case when k = 0 and log(X_i) is 0, the final
70 * in beginning with the Taylor coefficients 0 + 1*d, which tends to happen
103 P3 = 3.3333333333333359e-1, /* 0x1555555555555a.0p-54 */
104 P4 = -2.5000000000004424e-1, /* -0x1000000000031d.0p-54 */
105 P5 = 1.9999999992970016e-1, /* 0x1999999972f3c7.0p-55 */
106 P6 = -1.6666666072191585e-1, /* -0x15555548912c0
[all...]
/freebsd/sys/contrib/device-tree/src/arm64/marvell/
H A Darmada-7040-db.dts20 memory@0 {
22 reg = <0x0 0x0 0x0 0x80000000>;
33 regulator-name = "cp0-usb3-0-current-regulator";
38 states = <500000 0x0
39 900000 0x1>;
41 gpios-states = <0>;
51 states = <500000 0x0
52 900000 0x1>;
54 gpios-states = <0>;
57 cp0_reg_usb3_0_vbus: cp0-usb3-0-vbus {
[all …]
H A Dcn9130-db.dtsi28 memory@0 {
30 reg = <0x0 0x0 0x0 0x80000000>;
39 states = <1800000 0x1 3300000 0x0>;
48 gpio = <&expander0 0 GPIO_ACTIVE_HIGH>;
76 states = <1800000 0x1
77 3300000 0x0>;
131 phys = <&cp0_comphy4 0>;
161 pinctrl-0 = <&cp0_i2c0_pins>;
170 reg = <0x21>;
177 reg = <0x50>;
[all …]
H A Dcn9131-db.dtsi24 pinctrl-0 = <&cp1_xhci0_vbus_pins>;
45 pinctrl-0 = <&cp1_sfp_pins>;
61 #define CP11X_PCIEx_MEM_BASE(iface) (0xe2000000 + (iface * 0x1000000))
62 #define CP11X_PCIEx_MEM_SIZE(iface) 0xf00000
90 phys = <&cp1_comphy4 0>;
106 pinctrl-0 = <&cp1_i2c0_pins>;
113 pinctrl-0 = <&cp1_pcie_reset_pins>;
116 marvell,reset-gpio = <&cp1_gpio1 0 GPIO_ACTIVE_HIGH>;
119 phys = <&cp1_comphy0 0
120 &cp1_comphy1 0>;
[all …]
H A Darmada-8040-db.dts20 memory@0 {
22 reg = <0x0 0x0 0x0 0x80000000>;
34 cp0_reg_usb3_0_vbus: cp0-usb3-0-vbus {
40 gpio = <&expander0 0 GPIO_ACTIVE_HIGH>;
52 cp0_usb3_0_phy: cp0-usb3-0-phy {
57 cp1_reg_usb3_0_vbus: cp1-usb3-0-vbus {
63 gpio = <&expander1 0 GPIO_ACTIVE_HIGH>;
66 cp1_usb3_0_phy: cp1-usb3-0-phy {
75 flash@0 {
77 reg = <0>;
[all …]
H A Dcn9130-crb.dtsi24 memory@0 {
26 reg = <0x0 0x0 0x0 0x80000000>;
35 states = <1800000 0x1
36 3300000 0x0>;
63 states = <1800000 0x1
64 3300000 0x0>;
105 cp0_i2c0_pins: cp0-i2c-pins-0 {
117 cp0_sdhci_pins: cp0-sdhi-pins-0 {
139 pinctrl-0 = <&cp0_i2c0_pins>;
146 reg = <0x20>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/mtd/partitions/
H A Dnvmem-cells.yaml45 reg = <0x1200000 0x0140000>;
51 macaddr_gmac1: macaddr_gmac1@0 {
52 reg = <0x0 0x6>;
56 reg = <0x6 0x6>;
60 reg = <0x1000 0x2f20>;
64 reg = <0x500
[all...]
H A Dfixed-partitions.yaml51 "@[0-9a-f]+$":
77 partition@0 {
79 reg = <0x0000000 0x100000>;
84 reg = <0x0100000 0x200000>;
96 partition@0 {
98 reg = <0x00000000 0x1 0x0000000
[all...]
/freebsd/sys/contrib/device-tree/Bindings/remoteproc/
H A Dti,k3-m4f-rproc.yaml92 reg = <0x00 0x9cb00000 0x00 0x100000>;
98 reg = <0x00 0x9cc00000 0x00 0xe00000>;
107 mailbox0_cluster0: mailbox-0 {
113 reg = <0x00 0x5000000 0x00 0x30000>,
114 <0x00 0x5040000 0x00 0x10000>;
123 ti,sci-proc-ids = <0x18 0xff>;
/freebsd/sys/contrib/device-tree/src/mips/mobileye/
H A Deyeq5.dtsi15 #size-cells = <0>;
16 cpu@0 {
19 reg = <0>;
34 reg = <0x8 0x04000000 0x0 0x1000000>;
37 reg = <0x8 0x05000000 0x0 0x1000000>;
40 reg = <0x8 0x06000000 0x0 0x100000>;
43 reg = <0x8 0x06100000 0x0 0x100000>;
47 reg = <0x8 0x06200000 0x0 0x100000>;
49 mhm_reserved_0: the-mhm-reserved-0@0 {
50 reg = <0x8 0x00000000 0x0 0x0000800>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/marvell/
H A Dkirkwood-dir665.dts18 reg = <0x00000000 0x8000000>; /* 128 MB */
28 pinctrl-0 =< &pmx_led_usb
81 flash@0 {
86 reg = <0>;
88 partition@0 {
90 reg = <0x0 0x30000>;
96 reg = <0x30000 0x10000>;
102 reg = <0x40000 0x180000>;
107 reg = <0x1c0000 0xe00000>;
112 reg = <0xfc0000 0x10000>;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/soc/mobileye/
H A Dmobileye,eyeq5-olb.yaml46 enum: [ 0, 1 ]
87 pattern: '^(P(A|B)1?[0-9]|PA2[0-8]|PB2[0-2])$'
329 const: 0
354 reg = <0 0xe00000 0x0 0x400>;
368 reg = <0x0 0xd2003000 0x0 0x1000>;
/freebsd/sys/contrib/device-tree/src/arm/intel/ixp/
H A Dintel-ixp43x-gateworks-gw2358.dts16 memory@0 {
19 reg = <0x00000000 0x8000000>;
35 gpios = <&pld1 0 GPIO_ACTIVE_LOW>;
47 #size-cells = <0>;
51 reg = <0x28>;
55 reg = <0x68>;
59 reg = <0x51>;
66 reg = <0x56>;
73 reg = <0x57>;
81 flash@0,0 {
[all …]
/freebsd/sys/dev/usb/wlan/
H A Dif_urtwreg.h18 #define URTW_CONFIG_INDEX 0
19 #define URTW_IFACE_INDEX 0
22 #define URTW_MAC0 0x0000 /* 1 byte */
23 #define URTW_MAC1 0x0001 /* 1 byte */
24 #define URTW_MAC2 0x0002 /* 1 byte */
25 #define URTW_MAC3 0x0003 /* 1 byte */
26 #define URTW_MAC4 0x0004 /* 1 byte */
27 #define URTW_MAC5 0x0005 /* 1 byte */
28 #define URTW_MAR 0x0008 /* 6 byte */
29 #define URTW_RXFIFO_CNT 0x0010 /* 1 byte */
[all …]
/freebsd/sys/dev/qlnx/qlnxe/
H A Decore_hsi_debug_tools.h37 GRCBASE_GRC = 0x50000,
38 GRCBASE_MISCS = 0x9000,
39 GRCBASE_MISC = 0x8000,
40 GRCBASE_DBU = 0xa000,
41 GRCBASE_PGLUE_B = 0x2a8000,
42 GRCBASE_CNIG = 0x218000,
43 GRCBASE_CPMU = 0x30000,
44 GRCBASE_NCSI = 0x40000,
45 GRCBASE_OPTE = 0x53000,
46 GRCBASE_BMB = 0x540000,
[all …]
H A Decore_init_values.h35 0x00030003, 0xffff0000, /* if phase != 'engine', skip 3 ops (no DMAE) */
36 0x00020002, 0x00020000, /* if mode != '!asic', skip 2 ops */
37 0x0280c201, 0x00000000, /* write 0x0 to address 0x50184 */
38 0x02810201, 0x00000000, /* write 0x0 to address 0x50204 */
40 0x00110003, 0xffff0000, /* if phase != 'engine', skip 17 ops (no DMAE) */
41 0x00030002, 0x00020000, /* if mode != '!asic', skip 3 ops */
42 0x0048c201, 0x00000000, /* write 0x0 to address 0x9184 */
43 0x0048d201, 0x00000000, /* write 0x0 to address 0x91a4 */
44 0x004ba601, 0x00000001, /* write 0x1 to address 0x974c */
45 0x00020002, 0x00be0000, /* if mode != '(!asic)&bb', skip 2 ops */
[all …]
/freebsd/contrib/ofed/librdmacm/
H A Dcma.c62 memset(req, 0, req_size); \
65 } while (0)
72 } while (0)
142 value, sizeof value) < 0) && in check_abi_version()
145 value, sizeof value) < 0)) { in check_abi_version()
151 return 0; in check_abi_version()
159 return 0; in check_abi_version()
177 memset(&sib, 0, sizeof sib); in ucma_set_af_ib_support()
195 return 0; in ucma_init()
200 return 0; in ucma_init()
[all …]
/freebsd/sys/contrib/alpine-hal/eth/
H A Dal_hal_eth_main.c74 #define AL_ETH_TX_L4_PROTO_IDX_MASK 0x1F
86 #define AL_ETH_TX_META_L3_LEN_MASK 0xff
87 #define AL_ETH_TX_META_L3_OFF_MASK 0xff
91 #define AL_ETH_TX_META_OUTER_L3_LEN_MASK 0x1f
93 #define AL_ETH_TX_META_OUTER_L3_OFF_HIGH_MASK 0x18
95 #define AL_ETH_TX_META_OUTER_L3_OFF_LOW_MASK 0x07
99 #define AL_ETH_TX_MACSEC_SIGN_SHIFT 0 /* Sign TX pkt */
105 #define AL_ETH_TX_MACSEC_SECURED_PYLD_LEN_LSB_SHIFT 10 /* Secure Payload Length (0x3FFF for non-S…
109 #define AL_ETH_RX_L3_PROTO_IDX_MASK 0x1F
112 #define AL_ETH_RX_L4_PROTO_IDX_MASK 0x1F
[all …]
/freebsd/contrib/libarchive/libarchive/
H A Darchive_read_support_format_7zip.c60 #define SFX_MIN_ADDR 0x27000
61 #define SFX_MAX_ADDR 0x60000
67 #define _7Z_COPY 0
68 #define _7Z_LZMA 0x030101
69 #define _7Z_LZMA2 0x21
70 #define _7Z_DEFLATE 0x040108
71 #define _7Z_BZ2 0x040202
72 #define _7Z_PPMD 0x030401
73 #define _7Z_DELTA 0x03
74 #define _7Z_CRYPTO_MAIN_ZIP 0x06F10101 /* Main Zip crypto algo */
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dsm8650.dtsi40 #clock-cells = <0>;
45 #clock-cells = <0>;
50 #clock-cells = <0>;
59 #clock-cells = <0>;
69 #size-cells = <0>;
71 CPU0: cpu@0 {
74 reg = <0 0>;
76 clocks = <&cpufreq_hw 0>;
86 qcom,freq-domain = <&cpufreq_hw 0>;
107 reg = <0 0x100>;
[all …]
/freebsd/sys/dev/bxe/
H A D57711_init_values.c55 {OP_WR, 0x600dc, 0x1},
56 {OP_SW, 0x61000, 0x2000000},
57 {OP_RD, 0x600d8, 0x0},
58 {OP_SW, 0x60200, 0x30200},
59 {OP_WR, 0x600dc, 0x0},
62 {OP_RD, 0x600b8, 0x0},
63 {OP_RD, 0x600c8, 0x0},
64 {OP_WR, 0x6016c, 0x0},
67 {OP_RD, 0x600bc, 0x0},
68 {OP_RD, 0x600cc, 0x0},
[all …]
H A D57710_init_values.c55 {OP_WR, 0x600dc, 0x1},
56 {OP_SW, 0x61000, 0x2000000},
57 {OP_RD, 0x600d8, 0x0},
58 {OP_SW, 0x60200, 0x30200},
59 {OP_WR, 0x600dc, 0x0},
62 {OP_WR, 0x60068, 0xb8},
63 {OP_WR, 0x60078, 0x114},
64 {OP_RD, 0x600b8, 0x0},
65 {OP_RD, 0x600c8, 0x0},
68 {OP_WR, 0x6006c, 0xb8},
[all …]
H A D57712_init_values.c54 /* #define ATC_COMMON_START 0 */
55 {OP_WR, 0x1100b8, 0x1},
58 {OP_WR, 0x600dc, 0x1},
59 {OP_WR, 0x60050, 0x180},
60 {OP_SW, 0x61000, 0x1ff0000},
61 {OP_IF_MODE_AND, 1, 0x8}, /* e2 */
62 {OP_WR, 0x617fc, 0x3fe001},
63 {OP_IF_MODE_AND, 1, 0x10}, /* e3 */
64 {OP_SW, 0x617fc, 0x20101ff},
65 {OP_IF_MODE_AND, 1, 0x8}, /* e2 */
[all …]