/freebsd/sys/contrib/dev/ath/ath_hal/ar9300/ |
H A D | wasp_reg_map.h | 20 volatile char pad__0[0x4000]; /* 0x0 - 0x4000 */ 21 volatile u_int32_t HOST_INTF_RESET_CONTROL; /* 0x4000 - 0x4004 */ 22 volatile u_int32_t HOST_INTF_PM_CTRL; /* 0x4004 - 0x4008 */ 23 volatile u_int32_t HOST_INTF_TIMEOUT; /* 0x4008 - 0x400c */ 24 volatile u_int32_t HOST_INTF_SREV; /* 0x400c - 0x4010 */ 25 volatile u_int32_t HOST_INTF_INTR_SYNC_CAUSE; /* 0x4010 - 0x4014 */ 26 volatile u_int32_t HOST_INTF_INTR_SYNC_ENABLE; /* 0x4014 - 0x4018 */ 27 volatile u_int32_t HOST_INTF_INTR_ASYNC_MASK; /* 0x4018 - 0x401c */ 28 volatile u_int32_t HOST_INTF_INTR_SYNC_MASK; /* 0x401c - 0x4020 */ 29 volatile u_int32_t HOST_INTF_INTR_ASYNC_CAUSE; /* 0x4020 - 0x4024 */ [all …]
|
H A D | osprey_reg_map.h | 86 volatile char pad__0[0x8]; /* 0x0 - 0x8 */ 87 volatile u_int32_t MAC_DMA_CR; /* 0x8 - 0xc */ 88 volatile char pad__1[0x8]; /* 0xc - 0x14 */ 89 volatile u_int32_t MAC_DMA_CFG; /* 0x14 - 0x18 */ 90 volatile u_int32_t MAC_DMA_RXBUFPTR_THRESH; /* 0x18 - 0x1c */ 91 volatile u_int32_t MAC_DMA_TXDPPTR_THRESH; /* 0x1c - 0x20 */ 92 volatile u_int32_t MAC_DMA_MIRT; /* 0x20 - 0x24 */ 93 volatile u_int32_t MAC_DMA_GLOBAL_IER; /* 0x24 - 0x28 */ 94 volatile u_int32_t MAC_DMA_TIMT; /* 0x28 - 0x2c */ 95 volatile u_int32_t MAC_DMA_RIMT; /* 0x2c - 0x30 */ [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/mfd/ |
H A D | ti,j721e-system-controller.yaml | 48 "^mux-controller@[0-9a-f]+$": 53 "^clock-controller@[0-9a-f]+$": 59 "phy@[0-9a-f]+$": 65 "^chipid@[0-9a-f]+$": 84 reg = <0x00100000 0x1c000>; 91 reg = <0x00004080 0x50>; 95 <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */ 96 <0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */ 97 <0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */ 98 <0x40b0 0x3>, <0x40b4 0x3>, /* SERDES3 lane0/1 select */ [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/soc/ti/ |
H A D | ti,j721e-system-controller.yaml | 48 "^mux-controller@[0-9a-f]+$": 53 "^clock-controller@[0-9a-f]+$": 59 "phy@[0-9a-f]+$": 65 "^chipid@[0-9a-f]+$": 84 reg = <0x00100000 0x1c000>; 91 reg = <0x00004080 0x50>; 95 <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */ 96 <0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */ 97 <0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */ 98 <0x40b0 0x3>, <0x40b4 0x3>, /* SERDES3 lane0/1 select */ [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/nxp/mxs/ |
H A D | imx28-pinfunc.h | 13 #define MX28_PAD_GPMI_D00__GPMI_D0 0x0000 14 #define MX28_PAD_GPMI_D01__GPMI_D1 0x0010 15 #define MX28_PAD_GPMI_D02__GPMI_D2 0x0020 16 #define MX28_PAD_GPMI_D03__GPMI_D3 0x0030 17 #define MX28_PAD_GPMI_D04__GPMI_D4 0x0040 18 #define MX28_PAD_GPMI_D05__GPMI_D5 0x0050 19 #define MX28_PAD_GPMI_D06__GPMI_D6 0x0060 20 #define MX28_PAD_GPMI_D07__GPMI_D7 0x0070 21 #define MX28_PAD_GPMI_CE0N__GPMI_CE0N 0x0100 22 #define MX28_PAD_GPMI_CE1N__GPMI_CE1N 0x0110 [all …]
|
/freebsd/sys/dev/hptiop/ |
H A D | hptiop.h | 32 #define DBG 0 35 int hpt_iop_dbg_level = 0; 36 #define KdPrint(x) do { if (hpt_iop_dbg_level) printf x; } while (0) 44 #define HPT_SRB_MAX_QUEUE_SIZE 0x100 47 #define HPT_SRB_FLAG_HIGH_MEM_ACESS 0x1 48 #define HPT_SRB_MAX_SIZE ((sizeof(struct hpt_iop_srb) + 0x1f) & ~0x1f) 50 #define offsetof(TYPE, MEM) ((size_t)&((TYPE*)0)->MEM) 57 #define HPT_IOCTL_MAGIC 0xA1B2C3D4 58 #define HPT_IOCTL_MAGIC32 0x1A2B3C4D 77 #define IOPMU_QUEUE_EMPTY 0xffffffff [all …]
|
/freebsd/sys/dev/ath/ath_hal/ar5416/ |
H A D | ar5416reg.h | 27 #define AR_MIRT 0x0020 /* interrupt rate threshold */ 28 #define AR_TIMT 0x0028 /* Tx Interrupt mitigation threshold */ 29 #define AR_RIMT 0x002C /* Rx Interrupt mitigation threshold */ 30 #define AR_GTXTO 0x0064 /* global transmit timeout */ 31 #define AR_GTTM 0x0068 /* global transmit timeout mode */ 32 #define AR_CST 0x006C /* carrier sense timeout */ 33 #define AR_MAC_LED 0x1f04 /* LED control */ 34 #define AR_WA 0x4004 /* PCIE work-arounds */ 35 #define AR_PCIE_PM_CTRL 0x4014 36 #define AR_AHB_MODE 0x4024 /* AHB mode for dma */ [all …]
|
/freebsd/sys/arm64/freescale/imx/ |
H A D | imx8mp_ccm.c | 350 FIXED(IMX8MP_CLK_DUMMY, "dummy", 0), 359 MUX(IMX8MP_AUDIO_PLL1_REF_SEL, "audio_pll1_ref_sel", pll_ref_p, 0, 0x00, 0, 2), 360 MUX(IMX8MP_AUDIO_PLL2_REF_SEL, "audio_pll2_ref_sel", pll_ref_p, 0, 0x14, 0, 2), 361 MUX(IMX8MP_VIDEO_PLL1_REF_SEL, "video_pll1_ref_sel", pll_ref_p, 0, 0x28, 0, 2), 362 MUX(IMX8MP_DRAM_PLL_REF_SEL, "dram_pll_ref_sel", pll_ref_p, 0, 0x50, 0, 2), 363 MUX(IMX8MP_GPU_PLL_REF_SEL, "gpu_pll_ref_sel", pll_ref_p, 0, 0x64, 0, 2), 364 MUX(IMX8MP_VPU_PLL_REF_SEL, "vpu_pll_ref_sel", pll_ref_p, 0, 0x74, 0, 2), 365 MUX(IMX8MP_ARM_PLL_REF_SEL, "arm_pll_ref_sel", pll_ref_p, 0, 0x84, 0, 2), 366 MUX(IMX8MP_SYS_PLL1_REF_SEL, "sys_pll1_ref_sel", pll_ref_p, 0, 0x94, 0, 2), 367 MUX(IMX8MP_SYS_PLL2_REF_SEL, "sys_pll2_ref_sel", pll_ref_p, 0, 0x104, 0, 2), [all …]
|
/freebsd/sys/dev/smartpqi/ |
H A D | smartpqi_defines.h | 44 #define PQI_STATUS_SUCCESS 0 47 #define PQI_VENDOR_GENERAL_CONFIG_TABLE_UPDATE 0 65 #define INVALID_ELEM 0xffff 78 #define INT_MAX 0x7FFFFFFF 87 (offsetof(TYPE, MEMBER) + sizeof(((TYPE *)0)->MEMBER)) 125 #define false 0 134 #define INTR_TYPE_NONE 0x0 135 #define INTR_TYPE_FIXED 0x1 136 #define INTR_TYPE_MSI 0x2 137 #define INTR_TYPE_MSIX 0x4 [all …]
|
/freebsd/sys/dev/bxe/ |
H A D | 57711_int_offsets.h | 31 { 0x40, 0x0, 0x0, 0x0, 0x0}, // COMMON_SB_SIZE 32 { 0x40, 0x0, 0x0, 0x0, 0x0}, // COMMON_SB_DATA_SIZE 33 { 0x28, 0x0, 0x0, 0x0, 0x0}, // COMMON_SP_SB_SIZE 34 { 0x10, 0x0, 0x0, 0x0, 0x0}, // COMMON_SP_SB_DATA_SIZE 35 { 0x40, 0x0, 0x0, 0x0, 0x0}, // COMMON_DYNAMIC_HC_CONFIG_SIZE 36 { 0x10, 0x0, 0x0, 0x0, 0x0}, // COMMON_ASM_ASSERT_MSG_SIZE 37 { 0x8, 0x0, 0x0, 0x0, 0x0}, // COMMON_ASM_ASSERT_INDEX_SIZE 38 { 0x0, 0x0, 0x0, 0x0, 0x0}, // COMMON_ASM_INVALID_ASSERT_OPCODE 39 { 0x0, 0x0, 0x0, 0x0, 0x0}, // COMMON_RAM1_TEST_EVENT_ID 40 …{ 0x0, 0x0, 0x0, 0x0, 0x0}, // COMMON_INBOUND_INTERRUPT_TEST_AGG_INT_EVEN… [all …]
|
/freebsd/sys/dev/cas/ |
H A D | if_casreg.h | 42 #define CAS_CAW 0x0004 /* core arbitration weight */ 43 #define CAS_INF_BURST 0x0008 /* infinite burst enable */ 44 #define CAS_STATUS 0x000c /* interrupt status */ 45 #define CAS_INTMASK 0x0010 /* interrupt mask */ 46 #define CAS_CLEAR_ALIAS 0x0014 /* clear mask alias */ 47 #define CAS_STATUS_ALIAS 0x001c /* interrupt status alias */ 48 #define CAS_ERROR_STATUS 0x1000 /* PCI error status */ 49 #define CAS_ERROR_MASK 0x1004 /* PCI error mask */ 50 #define CAS_BIM_CONF 0x1008 /* BIM configuration */ 51 #define CAS_BIM_DIAG 0x100c /* BIM diagnostic */ [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/ti/ |
H A D | k3-am65-main.dtsi | 12 reg = <0x0 0x70000000 0x0 0x200000>; 15 ranges = <0x0 0x0 0x70000000 0x200000>; 17 atf-sram@0 { 18 reg = <0x0 0x20000>; 22 reg = <0xf0000 0x10000>; 26 reg = <0x100000 0x100000>; 37 reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */ 38 <0x00 0x01880000 0x00 0x90000>, /* GICR */ 39 <0x00 0x6f000000 0x00 0x2000>, /* GICC */ 40 <0x00 0x6f010000 0x00 0x1000>, /* GICH */ [all …]
|
/freebsd/lib/libpmc/pmu-events/arch/powerpc/power9/ |
H A D | other.json | 3 "EventCode": "0x3084", 8 "EventCode": "0xF880", 13 "EventCode": "0x4088", 18 "EventCode": "0x20A4", 23 "EventCode": "0x40008", 28 "EventCode": "0x20064", 33 "EventCode": "0x260B4", 38 "EventCode": "0x20006", 43 "EventCode": "0x201E4", 48 "EventCode": "0x4E044", [all …]
|
/freebsd/share/i18n/csmapper/CNS/ |
H A D | UCS@BMP%CNS11643-4.src | 5 SRC_ZONE 0x3401 - 0x9F9E 7 DST_INVALID 0xFFFF 13 # Unicode version: 5.0.0 47 0x3401 = 0x2224 48 0x340C = 0x2157 49 0x3416 = 0x2336 50 0x341C = 0x2835 51 0x342C = 0x2337 52 0x342D = 0x2534 53 0x3430 = 0x2159 [all …]
|
H A D | CNS11643-4%UCS@BMP.src | 5 SRC_ZONE 0x21-0x7E / 0x21-0x7E / 8 7 DST_INVALID 0xFFFE 13 # Unicode version: 5.0.0 47 0x2122 = 0x4E40 48 0x2123 = 0x4E41 49 0x2124 = 0x4E5A 50 0x2126 = 0x4E02 51 0x2127 = 0x4E29 52 0x212A = 0x5202 53 0x212B = 0x353E [all …]
|
/freebsd/lib/libpmc/pmu-events/arch/powerpc/power8/ |
H A D | other.json | 3 "EventCode": "0x1f05e", 9 "EventCode": "0x2006e", 11 …"BriefDescription": "Cycles in 2-lpar mode. Threads 0-3 belong to Lpar0 and threads 4-7 belong to … 15 "EventCode": "0x4e05e", 17 …"BriefDescription": "Number of cycles in 4 LPAR mode. Threads 0-1 belong to lpar0, threads 2-3 bel… 21 "EventCode": "0x610050", 27 "EventCode": "0x520050", 33 "EventCode": "0x620052", 39 "EventCode": "0x610052", 45 "EventCode": "0x610054", [all …]
|
/freebsd/tools/test/iconv/ref/ |
H A D | SHIFT_JIS | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|
H A D | CP943 | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|
H A D | CP932 | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|
H A D | SHIFT_JIS-rev | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|
H A D | CP932-rev | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|
H A D | CP943-rev | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|
H A D | CP950 | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|
H A D | BIG5-HKSCS | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|
H A D | BIG5-HKSCS-rev | 1 0x0000 = 0x0000 2 0x0001 = 0x0001 3 0x0002 = 0x0002 4 0x0003 = 0x0003 5 0x0004 = 0x0004 6 0x0005 = 0x0005 7 0x0006 = 0x0006 8 0x0007 = 0x0007 9 0x0008 = 0x0008 10 0x0009 = 0x0009 [all …]
|